| International SoC Conference Seeks Participation Featured | | |
May 3, 2012 -- The International System-on-Chip (SoC) Conference is inviting participation in the 10th International System-on-Chip (SoC) Conference, Tabletop Exhibit, and Workshops, which will be held October 24-25, 2012, in Irvine, Calif. This state-of-the-art and informative event provides outstanding promotional opportunities for your company to share its vision, products, technologies, and services with a very targeted engineering audience.
-
Conference sponsorship (outstanding worldwide promotion and much more).
-
Speaking opportunities (30-min PowerPoint presentation; no paper required).
-
Panelist opportunities for tech executives.
-
Keynote speaker (for C-level tech executives). Picture and title will be displayed on the Conference homepage, collateral and several relevant magazine ads.
-
Tabletop exhibit.
-
Workshops.
-
Marketing promotion and collaboration.
|
SoC Conference attendees represent a highly qualified audience of system architects, design engineers, EDA developers, ASIC and SOC designers, FPGA developers and users, verification engineers, test engineers, layout engineers, IP developers and users, front-end and back-end chip designers, CPU/DSP designers, tools experts, engineering management, HW and SW developers, researchers, experts from academia, industry and technology analysts, and members of the press.
Presenting at the SoC Conference is free for proposals that have been approved by the SoC Conference Technical Advisory Committee. The abstract should be 1 to 2 short paragraphs (in MS Word) for a 30-minute technical PowerPoint presentation on your company's latest products/ technologies/ innovations. The presenter's bio, picture, and company logo (in JPEG) should accompany the abstract.
Go to the Savant Company, Inc. website for details.
| E-mail Savant Company, Inc. for more information.
Read more about Savant Company, Inc. on SOCcentral.com |
| Keywords: ASICs, ASIC design, FPGAs, field programmable gate arrays, FPGA design, EDA, EDA tools, electronic design automation, IP, intellectual property, cores, system-on-chip, SoC,
| | 601/38373 5/3/2012 410 67 | |
|
|
|
|
|
| | 0.375 |
|
|
| Copyright 2002 - 2004 Tech Pro Communications, P.O. Box 1801, Merrimack, NH 03054 | |
|
| | |
|
|
Subscribe to SOCcentral's SOC Explorer Newsletter and receive news, article, whitepaper, and product updates bi-weekly.
|
|
|
Exec Viewpoint
Reducing Power by Raising the Level of Abstraction
 David Pursley Director, Product Marketing Forte Design Systems
|
|
Exec Viewpoint
The Many Faces of Low-Power Verification
 Ghislain Kaiser CEO, Docea Power
|
|
Exec Viewpoint
Maximizing the Value of Your Internal IP
 Warren Savage CEO, IPextreme
|
|
|
|
Barbara's Bytes
So, Just What Is ESL?
 Barbara Tuck Senior Editor, SOCcentral
|
|
|
|
|
|
|
|
| Design Center |
| Whitepapers & App Notes |
|
|
|
|
|
| Live and Archived Webcasts |
|
|
|
|
|
| Newsletters |
|
|
|
|
|
|
About SOCcentral.com
Sponsorship/Advertising Information
|
|
|