Page loading . . .

  
 You are at: The item(s) you requested.Wednesday, June 19, 2013
S2C Releases New Prototype-Ready ARM11 and ARM9 Modules for FPGA-Based Prototypes  
 Printer friendly
 E-Mail Item URL

June 4, 2012 -- S2C, Inc. has added ARM1176 and ARM926 GUC test chip modules to its family of Prototype Ready accessories used to create FPGA-based prototypes and to interface FPGA-based prototype boards to the user's target operating environment. The two new ARM test chip modules can be used with all S2C SoC/ ASIC prototyping hardware including Virtex-7 TAI Logic Modules, Stratix-4 TAI Logic Modules, Stratix-4 TAI Verification modules, Virtex-6 TAI Logic Modules and Virtex-6 TAI Verification Modules. The ARM test chips are supplied by Global Unichip Corp. (GUC) and are available to all GUC customers.

"Many of our customers complained that they had reached limitations mapping ARM cores in FPGAs or using other external ARM solutions for building their SOC prototypes and wanted to see a more straightforward solution," said Mon-Ren Chene, S2C's Chairman and CTO. "As a result, we have partnered with GUC to supply a straightforward solution using GUC's ARM1176 and ARM926 test chips with the AMBA bus interfaces brought out directly on the test chip I/O. These new test chip modules simplify the integration of ARM cores with rest of the SOC on a FPGA prototype."

Availability

The ARM1176 and ARM926 GUC Test Chip Modules are available today for GUC customers worldwide.



Go to the S2C, Inc. website to find additional information.

Read more about
S2C, Inc.
on SOCcentral.com


Keywords: ASICs, ASIC design, EDA, EDA tools, electronic design automation, FPGA-based prototyping, IP, intellectual property, cores, S2C,
601/38600 6/4/2012 477 74
Designer's Mall
4th Of July countdown banner
0.40625



Copyright 2002 - 2004 Tech Pro Communications, P.O. Box 1801, Merrimack, NH 03054
 Search site for:
    Search Options


Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Reducing Power
by Raising the
Level of Abstraction


David Pursley
Director,
Product Marketing
Forte Design Systems

Exec Viewpoint

The Many Faces
of Low-Power Verification


Ghislain Kaiser
CEO, Docea Power

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Odd Parity

Summertime and the Livin' Ain't Easy


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL?


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
1  0.453125