SOCcentral: Optimizing Performance, Power, and Area in SOC Designs Using MIPS Multi-Threaded Processors (EE Times EDA Designline 38252)

You are at: The item(s) you requested.

Tuesday, June 18, 2013

Optimizing Performance, Power, and Area in SOC Designs Using MIPS Multi-Threaded Processors

Publication: EE Times EDA Designline
Contributor: MIPS Technologies, Inc.

Printer friendly

E-Mail Item URL

April 4, 2012 -- Hardware-based multi-threading technology has for some time been known in the industry as a feasible technique for improving system performance, but not too many people are aware of just how much traction the technology has gained since its early implementations in the 1960s.

This article provides a brief history of hardware based multi-threading and some examples of its commercial adoption so far. It then gives an overview of the fundamental value of multi-threading in hardware, and describes MIPS Technologies' multi-threading architecture and product offerings. The article also provides several multi-threaded application examples, including those in the areas of driver assistance systems and home gateways, to demonstrate the broad applicability of multi-threading in real-world applications.

By Delfin Rodillas. (Rodillas is a Marketing Director for the Networks Markets at MIPS Technologies, Inc.)

This brief introduction has been excerpted from the original copyrighted article.

View the entire article on the EE Times EDA Designline website.

Read more about
MIPS Technologies, Inc.
on SOCcentral.com

Keywords: ASICs, ASIC design, FPGAs, field programmable gate arrays, FPGA design, IP, intellectual property, cores, microprocessors, MPUs, multithreading, multi-threading, MIPS Technologies, EE Times EDA Designline

602/38252 4/4/2012 1002 87

Designer's Mall

$4th Of July countdown banner$

0.1560059

Search site for:
Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Reducing Power
by Raising the
Level of Abstraction

David Pursley
Director,
Product Marketing
Forte Design Systems

Exec Viewpoint

The Many Faces
of Low-Power Verification

Ghislain Kaiser
CEO, Docea Power

Exec Viewpoint

Maximizing the Value of Your Internal IP

Warren Savage
CEO, IPextreme

Odd Parity

Summertime and the Livin' Ain't Easy

Mike Donlin
The Write Solution
Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL?

Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search
SOC Design ASIC Design ASIC Verification FPGA Design CPLD Design PCB Design DSP Design RTOS Development Digital Design	Analog Design Mixed-Signal Design DFT DFM IC Packaging VHDL Verilog SystemC SystemVerilog