Page loading . . .

  
 You are at: The item(s) you requested.Monday, May 20, 2013
Integrating IDE and RTOS for ARM-based Development  
Publication: EE Times Industrial Control Designline
Contributor: Express Logic, Inc.
 Printer friendly
 E-Mail Item URL

July 11, 2012 -- Embedded systems employing ARM 32-bit processors support application software that can deliver excellent product functionality and benefits. Rather than settling for free or cheap tools, commercial developers recognize the benefits of paying more for quality tools and achieving quality results. Manufacturers are well advised to consider the ROI from the best tools available, rather than to seek the lowest cost tools that might leave their products with a competitive handicaps in time-to-market and performance.

Developers today need a comprehensive development environment (IDE) and a real-time operating system (RTOS) to help them develop and achieve optimal performance for their applications. But not only do developers need the best IDE and RTOS they can find, they need them to operate together to achieve maximum benefits. Each must be of high quality in its own right, but beyond that, they must be engineered to work together and to support each other's strengths.

By John Carbone. (Carbone is Vice President of Marketing for Express Logic, Inc.)

This brief introduction has been excerpted from the original copyrighted article.


View the entire article on the EE Times Industrial Control Designline website.

Read more about
Express Logic, Inc.
on SOCcentral.com

Keywords: embedded system design, embedded systems, EDA, EDA tools, electronic design automation, software development tools, real-time operating systems, RTOS, integrated development environments, IDEs, IP, intellectual property, cores, ARM-based microprocessors, MPUs, Express Logic, EE Times Industrial Control Designline
602/38875 7/11/2012 821 77


Designer's Mall
0.171875



Copyright 2002 - 2004 Tech Pro Communications, P.O. Box 1801, Merrimack, NH 03054
 Search site for:
    Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Exec Viewpoint

Yes, Virginia,
There Is a
Stitch-and-Ship


Dave Johnson
VP of Sales
Breker Verification

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
1  0.28125