Page loading . . .

  
 You are at: The item(s) you requested.Monday, May 20, 2013
Sort Entries by    
Use the input form on the right to search on a word or phrase.  
Page(s): 1 2 3 (26 Entries)
How to Do Functional Tests on I2C and SPI Monitors with JTAG Explored in eBook from ASSET InterTech  

May 16, 2013 -- A new eBook from ASSET InterTech explains how the structural test methodology based on the IEEE 1149.1 boundary scan standard, known as JTAG, can apply functional tests to I2C and SPI system monitors during prototype-board ... read more

Category: News: News Archive 2013:
Getting Started with SmartFusion2 Using IAR Embedded Workbench   Featured

May 16, 2013 -- Join IAR Systems for a one-hour webinar providing an introduction of IAR Embedded Workbench and how it can be used to write programs running for the ARM Cortex-M3 core within SmartFusion2 SoC FPGAs. The webinar will start with a q ... read more

Category: Vendor Webcasts: Upcoming Webcasts:
Ultra-Low Latency H.264 Video Encoding Now Available from CAST  

May 16,2013 -- The H.264 video encoder IP cores available from CAST, Inc. now feature an option for ultra-low latency video encoding. This enables near-real time video transmission for streaming and wireless video applications, especially ... read more

Category: News: News Archive 2013:
New Power ISA 2.07 Now Available from Power.org  

May 15, 2013 -- Power.org's Power Architecture Advisory Council has announced the public availability of Power ISA 2.07. This version is a major advance for the server and the embedded Power architecture. Major extensions includ ... read more

Category: News: News Archive 2013:
Functional Test on I2C and SPI System Monitors with JTAG  

This eBook explains how a method based on device models can simplify and accelerate the development of functional tests for I2C and SPI monitors. These same routines can also program monitoring devices with their operating code. JTAG-based functional te ... read more

Category: Tutorials, White Papers, App Notes, etc.: Tutorials:
LG Adopts High-Level Synthesis Software from Forte Design Systems  

May 15, 2012 -- Forte Design Systems, Inc. today announced that LG Electronics has adopted Cynthesizer SystemC high-level synthesis (HLS) for its next-generation digital television (DTV) design project.

Cynthesizer has bee ... read more

Category: News: News Archive 2013:
OneSpin Solutions Tools to Be Available in the Cloud  

May 15, 2013 -- OneSpin Solutions GmbH today unveiled a new business model based on cloud computing designed to give project teams flexibility previously unavailable for electronic design automation (EDA) tools, while eliminating barriers ... read more

Category: News: News Archive 2013:
Sage Design Automation Launched, with Design-Rule Compiler Technology and Products  

May 15, 2013 -- Sage Design Automation, Inc. (Sage-DA) has been founded to develop technology and products that automate the rule-based design and verification paradigm. Sage-DA was founded with initial investment from venture c ... read more

Category: News: News Archive 2013:
SMIC Utilizes ProPlus' NanoYield High-Sigma Solution to Optimize 28-nm SRAM Yield  

May 15, 2013 -- ProPlus Design Solutions, Inc. announced today that the Semiconductor Manufacturing International Corp. (SMIC) has deployed ProPlus' NanoYield High-Sigma (HS) within its advanced technology development flow. SMIC ... read more

Category: News: News Archive 2013:
Aldec to Offer Technical Sessions and Demonstrations at DAC  

May 15, 2013 -- Aldec, Inc. will be offering a number of technical sessions and demonstrations focusing on advanced verification, hardware/ software emulation and SOC/ASIC prototyping at the Aldec booth at the Design Automation Conference ... read more

Category: News: News Archive 2013:



Copyright 2002 - 2004 Tech Pro Communications, P.O. Box 1801, Merrimack, NH 03054
 Search site for:
    Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Exec Viewpoint

Yes, Virginia,
There Is a
Stitch-and-Ship


Dave Johnson
VP of Sales
Breker Verification

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
1  0.2341309