Page loading . . .

  
 You are at: The item(s) you requested.Wednesday, June 19, 2013
Third-Party IP: A Shaky Foundation for SOC Design  
Publication: EDN Magazine
 Printer friendly
 E-Mail Item URL

February 3, 2005 -- Lawyers have labeled reusable design blocks, or cores, as IP (intellectual property), despite the fact that most electronics designers use IP to mean Internet Protocol, and most engineers prefer to describe such products as "virtual cores." Nonetheless, the use of "IP" as "intellectual property" has become prevalent, marking just one example of the confusion surrounding this segment of the electronics industry. Although many analysts and marketing professionals point to the IP market as a new phenomenon in the industry, the technology and a market for third-party, reusable IP has been around for almost 20 years. Although the IP market is growing, it suffers from a lack of business and engineering standards. The lack of standard licensing practices and quality metrics too often offsets the advantage of obtaining verified, production-ready, implementations of standard logic functions is. Yet, given the shorter development time that today's electronics market requires, the use of reliable IP saves time, decreases the size of the development team, and may increase the market life of the product.

By Gabe Moretti, EDN Technical Editor


This brief introduction has been excerpted from the original copyrighted article.


View the entire article on the EDN Magazine website.

Keywords: EDN Magazine, intellectual property, IP,
563/11410 2/3/2005 3877 952
Designer's Mall
4th Of July countdown banner
0.15625



Copyright 2002 - 2004 Tech Pro Communications, P.O. Box 1801, Merrimack, NH 03054
 Search site for:
    Search Options


Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Reducing Power
by Raising the
Level of Abstraction


David Pursley
Director,
Product Marketing
Forte Design Systems

Exec Viewpoint

The Many Faces
of Low-Power Verification


Ghislain Kaiser
CEO, Docea Power

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Odd Parity

Summertime and the Livin' Ain't Easy


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL?


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
1  0.25