Page loading . . .

  
 You are at: The item(s) you requested.Saturday, May 18, 2013
Javelin Design Automation  
Address: 21028 Bank Mill Road, Suite 118
              Saratoga, CA 95070 USA
Phone: 408-741-8288
Email: moreinfo@javelin-da.com
Website: www.Javelin-DA.com


Javelin Design Automation specializes in physical optimization of systems-in-silicon. Javelin's Collaborative Design Platform is the enabling bridge from ESL (electronic system level) design into physical silicon. The platform is used to explore, optimize and prototype silicon systems from the earliest specification stages, to hand-off feasible and high-quality designs to a choice of multiple downstream implementation flows.

News

Javelin Design Automation Unveils j360 Specification-Driven Floorplanning and Prototyping Platform

6/2/2008

Javelin Design Automation Emerges from Stealth to Introduce System Physical Prototyping

7/12/2006


Go directly to Javelin Design Automation for more company and product information.

Keywords: Javelin Design Automation, EDA, Design Entry and/or Analysis (RTL), Virtual Prototyping,
206/13613 5/30/2005 9327 472
Rate this vendor's website (anonymous postings will be deleted)




Designer's Mall
0.453125



Copyright 2002 - 2004 Tech Pro Communications, P.O. Box 1801, Merrimack, NH 03054
 Search site for:
    Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Exec Viewpoint

Yes, Virginia,
There Is a
Stitch-and-Ship


Dave Johnson
VP of Sales
Breker Verification

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
1  0.640625