Page loading . . .

  
 You are at: The item(s) you requested.Friday, September 10, 2010
The Open SystemC Initiative Announces Availability of the SystemC Transaction-level Modeling Standard   Featured
 Printer friendly
 E-Mail Item URL

June 6, 2005 --The Open SystemC Initiative (OSCI) today announced the delivery of the SystemC Transaction-Level Modeling (TLM) Standard 1.0. The new TLM standard defines application programming interfaces (APIs) and provides a library that implements a foundation layer upon which interoperable transaction-level communication can be built.

Design at the transaction-level lets users efficiently develop system-on-chip (SoC) virtual prototypes to assist in architecture analysis and enable early software development, before availability of any physical prototype. Transaction-level IP models are also ideal golden reference models that can be directly embedded into functional verification environments, maximizing investments in high-level models. In addition, transaction-level modeling increases simulation performance more than 100 fold making it possible to meaningfully validate system functionality. These high simulation speeds are also required for the validation of IP in the context of the system. SystemC's ability to effectively span abstraction levels from algorithm to TLM and RTL makes it the ideal framework for high-level modeling as well as system validation.

"The SystemC TLM 1.0 kit was unanimously approved by the OSCI's Steering Group and Board for public release on the SystemC website," said Mark Milligan, OSCI president. "We are pleased to note that today it is in use at major companies, with the intent to use it as a corporate-wide standard."

"More than 50 TLM working-group members have worked for over two years in development and review of the standard APIs and open source library. OSCI is delivering a canonical TLM foundation that enables the industry to widely adopt Transaction-Level Modeling techniques," said Frank Ghenassia, OSCI TLM Working Group chair.

"This standard is the result of a number of companies cooperating in the definition and necessary documentation. It is another step in enabling both ecosystems and interoperability between companies to grow. Building on this standard, system-level simulation will take another step in becoming an accepted phase in the development of complex SoC system designs," said Ralph von Vignau, an OSCI Board member.

With this new standard being met with support from a broad range of semiconductor companies and EDA suppliers, users have a wide choice in vendors supporting this flow. Companies and organizations endorsing this standard include Cadence Design Systems, CoWare, Forte Design Systems, Mentor Graphics, Royal Philips Electronics, STMicroelectronics, Synopsys, Inc., Atrenta, Inc., Calypto Design Systems, Inc., Celoxica Ltd, ChipVision Design Automation AG, Synfora, Inc., Summit Design Automation, Inc and OCP-IP.

Go to the Open SystemC Initiative (OSCI) website to find additional information.
 Please click here to let us know if the above link is broken!

E-mail Open SystemC Initiative (OSCI) for more information.

Read more about
Open SystemC Initiative (OSCI)
on SOCcentral.com


Keywords: Open SystemC Initiative (OSCI), SystemC, transaction level modeling, TLM, EDA tools,
199/13759 6/6/2005 4292 867
Designer's Mall
0.515625



Copyright 2002 - 2004 Tech Pro Communications, P.O. Box 1801, Merrimack, NH 03054
 Search site for:
    Search Tips

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Seeing Is Believing: How Visualization Simplifies IC DRC


Michael White
Senior Product Marketing Manager
Mentor Graphics Corp.

Tech Viewpoint

Verification Challenges
Require
Surgical Precision


Dr. Pranav Ashar
Chief Technical Officer
Real Intent, Inc.

Odd Parity

Summertime and the
Leavin’ Ain’t Easy


Mike Donlin
The Write Solution

Odd Parity Archive

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Design for Manufacturing
Design for Test
ESL Design
Floorplanning & Layout
Formal Verification
Logic & Physical Synthesis
Low-Power Design
On-Chip Interconnect
Reconfigurable Computing
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
.
Designer's Kiosk
Whitepapers & App Notes
Live and Archived Webcasts


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2010  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
1  0.5625