Page loading . . .

  
 You are at: The item(s) you requested.Wednesday, May 22, 2013
Yield Challenges Require New DFM Approach  
Publication: eeDesign (EE Times EDA News)
Contributor: Pyxis Technology, Inc.
 Printer friendly
 E-Mail Item URL

November 21, 2005 -- The phrase design for manufacture (DFM) refers to a variety of techniques used during IC design so as to facilitate its being manufactured. Meanwhile, the term “yield” refers to the number of die that work as a percentage of the total number of die on the silicon wafer. The phrase design for yield (DFY) refers to any techniques used to improve the yield of a particular device. In reality, these concepts and techniques are so intertwined that it is becoming common to consider them as being a single DFM/DFY entity.

Until recently, design engineers had relatively little concern with regard to manufacturability or yield. With the current 90 nanometer technology node, however, manufacturing and yield issues are being pushed upstream into the design process, because these factors are strongly design dependent and are affected by how the design is laid out. If these problems are not addressed, it may not be possible to achieve economically viable yields at the forthcoming 65 and 45 nanometer technology nodes.

There have been some efforts with regard to DFM/DFY random (statistical) yield. To date, however, almost all of the focus on systematic yield issues has been in the area known as front end-of-line (FEOL). This encompasses the diffusion, poly, and contact layers forming the transistors — that is, everything below metal layer 1.

At the 90 nanometer node, however, the routing in the metal layers is becoming a significant systematic yield issue which no one has addressed thus far. As we move to the 65 nanometer node and below, routing will become a major yield limiter for designs.

This paper first introduces the DFM/DFY problems associated with technology nodes of 90 nanometers and below. Next, the paper considers the traditional split between design and manufacturing coupled with the inadequacies of current DFM/DFY techniques. Finally, the paper discusses the way in which these problems can be addressed by means of next-generation routing technologies.

P. T. Patel. (Patel is founder and CTO of Pyxis Technology.)


This brief introduction has been excerpted from the original copyrighted article.


View the entire article on the eeDesign (EE Times EDA News) website.

Read more about
Pyxis Technology, Inc.
on SOCcentral.com

Keywords: eeDesign, pysix Technology, design for yield, DFY, design for manufacturing, DFM,
563/17174 11/21/2005 10683 1014


Designer's Mall
0.171875



Copyright 2002 - 2004 Tech Pro Communications, P.O. Box 1801, Merrimack, NH 03054
 Search site for:
    Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Exec Viewpoint

Yes, Virginia,
There Is a
Stitch-and-Ship


Dave Johnson
VP of Sales
Breker Verification

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
1  0.2382813