Page loading . . .

  
 You are at: The item(s) you requested.Wednesday, June 19, 2013
Space Codesign Systems, Inc.  
Address: 450 rue St. Pierre, Suite 1010
              Montreal, Quebec H2Y 2M9 CANADA
Phone: 514-985-5255
Email: contact@spacecodesign.com
Website: www.spacecodesign.com/


Space Codesign, Inc. technology consists of a SystemC virtual platform toolset that enables simulation and performance assessment at the transactional level. The platform facilitates modeling of multiprocessing embedded systems, efficient RTOS integration, architectural exploration, and a refinement process to implement physically on FPGA (SoC) the best HW/SW solution obtained through automated partitioning. Moreover, an automated approach ensures an automatic translation from a SystemC design using the Space Codesign technology and FPGA implementation tools.

News

Space Codesign to Release Version 2.4 of SpaceStudio ESL HW/SW Co-Design Software

10/30/2012

Space Codesign Systems Joins ARM Connected Community

5/22/2012

Space Codesign Introduces Virtual Platform Technology Supporting Hardware/ Software Codesign for FPGA-Based on ARM Cortex-A9

11/1/2011


Go directly to Space Codesign Systems, Inc. for more company and product information.

Keywords: Space Codesign, EDA, Virtualization & Behavioral-Level Design (ESL), Microprocessor Development,
206/19884 8/14/2006 9785 328
Rate this vendor's website (anonymous postings will be deleted)


Designer's Mall
4th Of July countdown banner
0.453125



Copyright 2002 - 2004 Tech Pro Communications, P.O. Box 1801, Merrimack, NH 03054
 Search site for:
    Search Options


Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Reducing Power
by Raising the
Level of Abstraction


David Pursley
Director,
Product Marketing
Forte Design Systems

Exec Viewpoint

The Many Faces
of Low-Power Verification


Ghislain Kaiser
CEO, Docea Power

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Odd Parity

Summertime and the Livin' Ain't Easy


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL?


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
1  0.546875