Page loading . . .

  
 You are at: The item(s) you requested.Thursday, May 23, 2013
SoCs Can Hold Key to System Security  
Publication: EE Times Embedded
Contributor: MIPS Technologies, Inc.
 Printer friendly
 E-Mail Item URL

April 2, 2007 -- SoC designers are increasingly aware of the need for security, in addition to performance, in consumer devices to protect both the device and its content from tampering and copying.

Designing a secure system requires a chipwide approach; retrofitting a system with security functions is only a temporary fix. Protecting a device's secret key and content as well as understanding the basic requirements of a secure SoC are vital to a system designer's ability to create leading-edge products.

With more e-commerce applications running on phone handsets today, mobile systems are now addressing security concerns. While mobile processors previously relied on subscriber identity module cards as the secure element, processor and integration architectures are now essential to the security of the whole system, as more peripherals are integrated into a single chip.

Three elements are vital to a secure system: secure peripherals that prevent unauthorized access, ideally with multiple levels of access; a trusted environment to run trusted software and securely store sensitive data; and cryptographic acceleration.

By Albert Chiang. (Chiang a is strategic marketing manager at MIPS Technologies, Inc.)


This brief introduction has been excerpted from the original copyrighted article.


View the entire article on the EE Times Embedded website.

Read more about
MIPS Technologies, Inc.
on SOCcentral.com

Keywords: EE Times Embedded, MIPS Technologies, security, system-on-chip, SoC,
579/22311 4/2/2007 6565 294


Designer's Mall
0.171875



Copyright 2002 - 2004 Tech Pro Communications, P.O. Box 1801, Merrimack, NH 03054
 Search site for:
    Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

The Many Faces
of Low-Power Verification


Ghislain Kaiser
CEO, Docea Power

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
1  0.25