Page loading . . .

  
 You are at: The item(s) you requested.Tuesday, May 21, 2013
Highest MHz Does Not Mean Highest Performance  
Company: Tensilica, Inc.
 Printer friendly
 E-Mail Item URL

Over the past several years, AMD has successfully fought the PR battle with Intel to convince OEMs, PC manufacturers, and consumers that frequency or megahertz (MHz) is not the right metric when evaluating the performance of processors. The essence of the argument is that processor designers can use architectural design techniques that improve the performance of applications running on the processor, without increasing the operating clock rate of the processor. In fact, processors with high clock rates dissipate much more power since power dissipation (P) is proportional to operating frequency (f). In the ultimate acknowledgement to this argument, Intel today ships dual-core chips that run at lower MHz than older generation processors.

The same argument holds true for embedded processors as well. In fact, embedded products operate under very tight power/energy budgets. This is well-known for portable devices because extending the battery life is an important requirement, but it is even true for non-portable devices -- consumers do not want a (noisy) cooling fan running in their set-top box or display projector and IT managers want routers and switches that minimize energy consumption in the data centers.

Access the entire document on the Tensilica, Inc. website.

E-mail Tensilica, Inc. for more information.

Read more about
Tensilica, Inc.
on SOCcentral.com


Keywords: Tensilica, microprocessors, MPUs, IP, intellectual property, cores, ASIC design, FPGAs, field programmable gate arrays,
205/24413 11/23/2007 8441 391
Add a comment or evaluation (anonymous postings will be deleted)



Designer's Mall
0.484375



Copyright 2002 - 2004 Tech Pro Communications, P.O. Box 1801, Merrimack, NH 03054
 Search site for:
    Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Exec Viewpoint

Yes, Virginia,
There Is a
Stitch-and-Ship


Dave Johnson
VP of Sales
Breker Verification

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
1  0.515625