Page loading . . .

  
 You are at: The item(s) you requested.Saturday, May 18, 2013
Solve Design Problems with Signal Integrity Optimization  
Publication: Printed Circuit Design & Fab
 Printer friendly
 E-Mail Item URL

April 1, 2008 -- Printed circuit board (PCB) design often begins with the development of signal integrity (SI) guidelines to ensure adequate performance of the final product. Most often the guidelines are based on traditional engineering practices through manual manipulation of circuit parameters and judicious interpretation of results. While such approaches do result in useful conclusions, they can also consume significant effort, only to reach sub-optimal conclusions. Alternatively, optimization routines can be used to aid in SI analysis and the development of PCB design guidelines.

Optimization routines have been well proven to aid analysis across a variety of common tasks, such as determining the optimal values for circuit parameters. In addition, there are several non-traditional applications where optimization can be useful, such as developing application-specific termination schemes.

By Pat Zabinski, Ben Buhrow, Barry Gilbert, and Erik Daniel. (Zabinski is a principal engineer, Buhrow is a senior engineer, Gilbert is director of the special-purpose processor development group, and Daniel is deputy director of the special-purpose processor development group, all at the Mayo Clinic.)

This brief introduction has been excerpted from the original copyrighted article.


View the entire article on the Printed Circuit Design & Fab website.

Keywords: Printed Circuit Design & Fab, PCBs, PCB design, signal integrity, EDA tools,
580/25500 4/1/2008 2278 301


Designer's Mall
0.171875



Copyright 2002 - 2004 Tech Pro Communications, P.O. Box 1801, Merrimack, NH 03054
 Search site for:
    Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Exec Viewpoint

Yes, Virginia,
There Is a
Stitch-and-Ship


Dave Johnson
VP of Sales
Breker Verification

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
1  0.25