Page loading . . .

  
 You are at: The item(s) you requested.Sunday, May 19, 2013
Chill: A New Approach to Power Analysis  
Company: Envis Corp.
 Printer friendly
 E-Mail Item URL

"Whom the gods would destroy they first make mad with power." Of course IC designers don’t risk destruction but they are increasingly being driven mad with power: having to keep it low enough that the power dissipation from their design doesn’t render it irrelevant.

This is not just an esoteric issue that can be ignored. More and more, the power dissipation of a chip shows through all the way to the end-user of the system where the chip will be used. Most plain is the case of battery powered devices like cell-phones and Blackberries. How long they can operate before needing to be recharged is driven mostly by chip power dissipation. But this worry about power is now affecting much larger systems too. A modern PC delivers its compute power through two or more cores because it is no longer possible simply to increase the clock rate on a single core. The power density in the processor chip would be the same as a rocket nozzle, as Patrick Gelsinger, Intel’s CTO, memorably pointed out. Data centers have to be left half-empty because the servers are already sucking down the entire power that the wiring infrastructure can deliver. Automotive electronics is gradually being forced towards 42 volt operation due to the increasing power consumed by the electronics. Internet routers are limited in how many ports they can support not by the area of the chip but by power limits and heat dissipation.

Access the entire document on the Envis Corp. website.

E-mail Envis Corp. for more information.

Read more about
Envis Corp.
on SOCcentral.com


Keywords: Envis, power analysis, power optimization, ASIC design, EDA tools,
205/25935 6/4/2008 6846 262
Add a comment or evaluation (anonymous postings will be deleted)



Designer's Mall
0.296875



Copyright 2002 - 2004 Tech Pro Communications, P.O. Box 1801, Merrimack, NH 03054
 Search site for:
    Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Exec Viewpoint

Yes, Virginia,
There Is a
Stitch-and-Ship


Dave Johnson
VP of Sales
Breker Verification

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
1  0.3896484