Page loading . . .

  
 You are at: The item(s) you requested.Monday, May 20, 2013
Where Is EDA Going Now?   Featured
Publication: EDN Magazine
 Printer friendly
 E-Mail Item URL

July 10, 2008 -- Some important changes have been altering the EDA landscape for years, and these changes, in the geographic composition of the chip-design community and in the nature of the chip-design process, are now impossible to conceal.

Is this the case of the vanishing electronic-design-automation industry? Early last month, the annual Design Automation Conference opened its doors to what was, by all accounts, a smaller-than-hoped-for crowd. Some vendors, notably Cadence Design Systems, were absent from the show floor, and many others were in downsized booths. There was talk that DAC had to change. At press time, Cadence had just announced an unsolicited bid for Mentor Graphics, which Mentor then promptly dismissed as too small and inadvisable for regulatory reasons. There is talk of consolidation among the three pillars of the EDA industry—Cadence, Mentor, and Synopsys—indicating the final maturing of the market.

But what is really going on? Is EDA going away? Will all chip-design tools become legacy tools? Will designers turn to open-source software? Will foundries have to create tool chains on their own to sell wafers? I think not. Rather, some important changes have been altering the EDA landscape for years, and these changes—in the geographic composition of the chip-design community and in the nature of the chip-design process—are now impossible to conceal. They will also profoundly alter the nature of the EDA industry without in any way compromising its fundamental role in the electronics industry.

By Ron Wilson, EDN Executive Editor

This brief introduction has been excerpted from the original copyrighted article.


View the entire article on the EDN Magazine website.

Keywords: EDN Magazine, FPGAs, field programmable gate arrays, ASIC design, EDA tools,
580/26237 7/10/2008 7741 324


Designer's Mall
0.21875



Copyright 2002 - 2004 Tech Pro Communications, P.O. Box 1801, Merrimack, NH 03054
 Search site for:
    Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Exec Viewpoint

Yes, Virginia,
There Is a
Stitch-and-Ship


Dave Johnson
VP of Sales
Breker Verification

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
1  0.3945313