Page loading . . .

  
 You are at: The item(s) you requested.Sunday, May 19, 2013
Periodic Steady-State and Small-Signal Analyses of Switching Regulators  
Publication: EDN Magazine
Contributor: National Semiconductor Corp.
 Printer friendly
 E-Mail Item URL

July 18, 2008 -- The performance of a switching regulator for the given external passive components is largely determined by how well the closed loop is being compensated. An excellent loop-compensation design is essential to high performance switchers. It is also often the most difficult block to design, partly due to the switching activity. In the compensation design, we often linearize the loop to simulate the feedback stability using the average switching model. However, you can simulate the phase margin and gain margin directly from the switching feedback loop. This is achieved through the PSS (periodic steady-state) and PAC (periodic small-signal AC) analyses. PSS and PAC are often used for RF simulations, where the carrier is a periodic signal. PSS and PAC analyses are available in commercial simulators such as Cadence SpectreRF.

PSS analysis uses the shooting method to find the periodic-steady-state solution. The shooting method solves a boundary value problem by reducing it to the solution of an initial value problem. PAC analysis is used to compute transfer functions for circuits that exhibit frequency translation. It is a small signal analysis like AC analysis, except the circuit is first linearized about a periodically varying operating point as opposed to a simple DC operating point. A PAC analysis cannot be used alone; it must follow a PSS analysis.

By Yushan Li. (Li is principal design engineer in the Power Management Group at National Semiconductor Corp.)

This brief introduction has been excerpted from the original copyrighted article.


View the entire article on the EDN Magazine website.

Read more about
National Semiconductor Corp.
on SOCcentral.com

Keywords: EDN Magazine, National Semiconductor, small-signal analysis, EDA tools,
580/26238 7/18/2008 8469 275


Designer's Mall
0.15625



Copyright 2002 - 2004 Tech Pro Communications, P.O. Box 1801, Merrimack, NH 03054
 Search site for:
    Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Exec Viewpoint

Yes, Virginia,
There Is a
Stitch-and-Ship


Dave Johnson
VP of Sales
Breker Verification

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
1  0.25