Page loading . . .

  
 You are at: The item(s) you requested.Friday, May 24, 2013
Power Trends Point to a Knowledge of Integration  
Publication: EE Times EDA Designline
Contributor: Texas Instruments, Inc. (TI)
 Printer friendly
 E-Mail Item URL

July 22, 2008 -- As power efficiency technology moves into a new generation, it has become more sophisticated--depending more and more on interaction between ICs. The next generation of power efficiency technology will require a heavy dose of institutional knowledge integration. A holistic, system-level view of power management and ever-advancing chip technologies is becoming increasingly important, heightening the need for open conversations and collaboration between DSP, SOC, MCU and analog power management designers. Additionally, semiconductor companies must find ways for system designers to take advantage of the sophisticated techniques built into the chips. Otherwise, all of the potential energy savings cannot be wrung out of a system.

From a system-design perspective components need to work together at a very high level of sophistication, and this begins while the SOC or DSP is still being designed. Analog, MCU and power supply designers can provide invaluable input to the SOC or DSP design team.

As product features grow and consumer expectations rise, the imperative to do more with less never changes. Semiconductor technology is playing a key role in energy conservation by combining efficiency and intelligence. Building efficiency into the chips and system designs that go into products we use daily helps take some of the burden off the consumer.

The migration from 90-nm to 65-nm to 45-nm process nodes has produced lower-power chips in large part because higher-density chips run at lower voltages —and power scales as a square of voltage. There are tradeoffs, however, because the thinner isolation layers of advanced processes allow greater leakage current when a particular circuit is quiescent.

By Leon Adams, Kevin Belnap and Jeff Falin. (Adams is the DSP Strategic Marketing Manager for Texas Instruments, Inc. Belnap is Product Marketing Manager for TI's MSP430 ultralow-power microcontroller group, and Falin is a factory applications engineer with TI's high-performance analog, portable power applications group.)

This brief introduction has been excerpted from the original copyrighted article.


View the entire article on the EE Times EDA Designline website.

Read more about
Texas Instruments, Inc. (TI)
on SOCcentral.com

Keywords: EE Times EDA Designline, Texas Instruments (TI), power analysis, power optimization, ASIC design, DSP, digital signal processing, microprocessors, MPUs, system-on-chip, SoC,
580/26313 7/22/2008 6638 238


Designer's Mall
0.15625



Copyright 2002 - 2004 Tech Pro Communications, P.O. Box 1801, Merrimack, NH 03054
 Search site for:
    Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

The Many Faces
of Low-Power Verification


Ghislain Kaiser
CEO, Docea Power

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
1  0.25