Page loading . . .

  
 You are at: The item(s) you requested.Friday, May 24, 2013
Multicore: the Future of SOCs?   Featured
Publication: EDN Magazine
 Printer friendly
 E-Mail Item URL

October 30, 2008 -- Today, some SOC architects view the multicore movement as irrelevant to the embedded, often hard-real-time world of SOCs. But others predict that as we move from 90nm to 65 and 45nm and beyond, SOCs will follow server and PC-processor chips into the multicore world. Instead of today’s typical architecture, in which a single CPU core sits at the center of a complex fabric of buses and controls a heterogeneous collection of specialized engines and peripherals, a multicore SOC might look more like a sea of nearly identical CPU cores. Perhaps there would be a few application-specific processor cores, as well, and certainly, there would be a huge portion of on-chip memory — some local to the processor cores and some shared. But in contrast with today’s SOCs, there likely would not be a single controlling processor. Rather, the system would distribute control among the cores, and this distributed kernel would dynamically map tasks onto cores, according to current needs and power constraints.

It sounds radical. But examples now exist of SOCs moving in this direction. If the vision comes to pass, it will change much of today’s conventional wisdom about SOCs and how they work.

By Ron Wilson, EDN Executive Editor

This brief introduction has been excerpted from the original copyrighted article.


View the entire article on the EDN Magazine website.

Keywords: EDN Magazine, ASICs, ASIC design, IP, intellectual property, cores, microprocessors, MPUs, multicore processors, multi-core processors, system-on-chip, SoC,
580/27289 10/30/2008 6752 389


Designer's Mall
0.15625



Copyright 2002 - 2004 Tech Pro Communications, P.O. Box 1801, Merrimack, NH 03054
 Search site for:
    Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

The Many Faces
of Low-Power Verification


Ghislain Kaiser
CEO, Docea Power

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
1  0.25