Page loading . . .

  
 You are at: The item(s) you requested.Friday, September 03, 2010
DS2 Adopts Atrenta SpyGlass for Advanced ASIC Design  
 Printer friendly
 E-Mail Item URL

March 2, 2009 -- Atrenta, Inc. today announced that DS2, a global supplier of high-speed wireline communications technology, has adopted Atrenta’s SpyGlass-Power and SpyGlass-CDC products as part of its ASIC design flow. DS2 will deploy SpyGlass-Power in its ASIC design flow to ensure that its products meet power budgets and achieve reliability goals. Design teams will use SpyGlass-CDC to ensure that designs are bug-free and reliable in the field.

"The use of Atrenta SpyGlass for DS2 product development facilitates early bug detection and enhances the reliability and quality of the final ASIC, allowing us to design the best product for our customers," said Javier Jimenez, ASIC Design Manager for DS2. "The SpyGlass-CDC and SpyGlass-Power products possess key features that differentiate Atrenta from competitors, including formal analysis in order to reduce user effort. These products help us to achieve excellent results regarding development time, quality of the final ASIC and overall development cost."

Go to the Atrenta, Inc. website to find additional information.
 Please click here to let us know if the above link is broken!

E-mail Atrenta, Inc. for more information.

Read more about
Atrenta, Inc.
on SOCcentral.com


Keywords: Atrenta, ASICs, ASIC design, EDA tools, power analysis, power optimization, low power design, low-power design,
589/28179 3/2/2009 2774 112
Designer's Mall
0.359375



Copyright 2002 - 2004 Tech Pro Communications, P.O. Box 1801, Merrimack, NH 03054
 Search site for:
    Search Tips

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Seeing Is Believing: How Visualization Simplifies IC DRC


Michael White
Senior Product Marketing Manager
Mentor Graphics Corp.

Tech Viewpoint

Verification Challenges
Require
Surgical Precision


Dr. Pranav Ashar
Chief Technical Officer
Real Intent, Inc.

Odd Parity

Summertime and the
Leavin’ Ain’t Easy


Mike Donlin
The Write Solution

Odd Parity Archive

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Design for Manufacturing
Design for Test
ESL Design
Floorplanning & Layout
Formal Verification
Logic & Physical Synthesis
Low-Power Design
On-Chip Interconnect
Reconfigurable Computing
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
.
Designer's Kiosk
Whitepapers & App Notes
Live and Archived Webcasts


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2010  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
1  0.421875