Page loading . . .

 You are at: The item(s) you requested.Wednesday, April 01, 2015
High-Level Synthesis of JPEG Application Engine  
Publication: Design & Reuse
Contributor: HCL Technologies, Ltd.
 Printer friendly
 E-Mail Item URL

May 25, 2009 -- High-Level Synthesis (HLS) technology and tools are used to transform high-level behavioral model written in C, to synthesizable hardware in RTL . We have evaluated one such commercial HLS tool to create JPEG encoder RTL straight from C algorithm within a very short design time. This paper discusses the steps involved in automatic "algorithm-to-RTL" transformation and compares the results with RTL developed using traditional method.

By Pragnajit Datta Roy , Sameer Arora, Rajiv Kumar Gupta and Anil Kamboj. (All are with HCL Technologies, Ltd., Noida, India.)

This brief introduction has been excerpted from the original copyrighted article.

View the entire article on the Design & Reuse website.

Read more about
HCL Technologies, Ltd.

Keywords: Design & Reuse, HCL Technologies, ASICs, ASIC design, JPEG, behavioral synthesis, RTL, C, EDA tools,
590/28799 5/25/2009 6100 314
Designer's Mall

Copyright 2002 - 2004 Tech Pro Communications, P.O. Box 1801, Merrimack, NH 03054
 Search site for:
    Search Options

Subscribe to SOCcentral's
SOC Explorer
and receive news, article, whitepaper, and product updates bi-weekly.


Verification Contortions

Dr. Lauro Rizzatti
Verification Consultant
Rizzatti, LLC

Real Talk

P2415: The New Power Standard for Unified Hardware Abstraction

Graham Bell
VP Marketing
Real Intent

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Design Center
Tutorials, Whitepapers & App Notes
Archived Webcasts


Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
1  0.25