Page loading . . .

  
 You are at: The item(s) you requested.Wednesday, November 25, 2009
Pulsic Granted Patent for Routing According to Current Density Rules  
 Printer friendly
 E-Mail Item URL

July 2, 2009 -- Pulsic, Ltd. has been granted US Patent (11383658) for a unique routing innovation incorporated in its physical chip design software. This important patent, titled "Automatic Routing Nets According to Current Density Rules," protects unique technology incorporated in Pulsic’s UniRoute automated router.

By taking into account the current required by the individual branches in a net, UniRoute is able to optimize a net’s width. This innovation creates the smallest net width that satisfies the electro-migration rules for current density. Optimizing the net widths not only eliminates the risk of electro-migration but also significantly reduces IR losses and minimises routing area. For layout engineers, this eliminates the need to estimate current densities and manually calculate varying net-widths for high fan-out interconnects.

Mark Waller, Vice President of Research and Development for Pulsic, said, "Without this technique, nets are either over-engineered and so take up too much area, or manual intervention causes current density rule violations that need to be fixed late in the design cycle. UniRoute’s unique approach optimizes net width during automatic routing, taking into account current needs throughout the net and reducing branch sizes accordingly.”

UniRoute is part of Pulsic’s flagship product Unity, a complete custom design automation solution for the physical design of high volume ICs. Unity combines three other key components: UniPlan (hierarchical floorplanning), UniPlace (placement) and UniEdit (editing) with timing, signal-integrity, ECO and DFM functionality to provide a truly unique design environment.

Go to the Pulsic, Ltd. website to find additional information.
 Please click here to let us know if the above link is broken!

Read more about
Pulsic, Ltd.
on SOCcentral.com


Keywords: Pulsic, ASICs, ASIC design, place and route, place-and-route, placement and routing, floorplanning, EDA tools,
589/29145 7/2/2009 1645 33
Designer's Mall



Copyright 2002 - 2004 Tech Pro Communications, P.O. Box 1801, Merrimack, NH 03054
 Search site for:
    Search Tips

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Odd Parity

Fun Under the T.A.R.P.


Mike Donlin
The Write Solution

Odd Parity Archive


Special Topics/Feature Articles
New 3D Integrated Circuits New
Design for Manufacturing
Design for Test
ESL Design
Floorplanning & Layout
Formal Verification
Logic & Physical Synthesis
On-Chip Interconnect
Low-Power Design
Reconfigurable Computing
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
New Timing Analysis & Closure New
Transaction Level Modeling (TLM)
Verilog
VHDL
SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog




About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2009  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308 Skype: john_miklosz
1  Execution time: less than 2 second(s)