Page loading . . .

  
 You are at: The item(s) you requested.Saturday, May 18, 2013
Programmable Chips: Piecing Together an Analog Solution   Featured
Publication: EDN Magazine
 Printer friendly
 E-Mail Item URL

July 23, 2009 -- Configurable analog ICs have been available in various forms for years, seemingly making less of an impression on the market than their digital cousins, FPGAs (field-programmable gate arrays). The current economic situation suddenly makes the concept of programmable analog standard products more attractive, however. The need to stay on the leading edge of design practice in a product area but without a lot of design cost and without the end-user demand that could justify taking any one design into production fits perfectly with the benefits of these devices. Their day may finally be at hand.

If this is programmable analog’s day in the sun, though, a big question is on the table: What design method should you use with these chips? Does the traditional, intuition-based analog flow — depending as it does mainly on breadboarding for verification — make sense? Or will users find flows such as those that designers use for FPGAs—system-level languages on the front end and simulation for verification—more appropriate? The answer is both complex and instructive.

By Ron Wilson, Executive Editor, EDN

This brief introduction has been excerpted from the original copyrighted article.


View the entire article on the EDN Magazine website.

Keywords: electronic design automation, EDA tools, FPGAs, field programmable gate arrays, FPGA design, analog design, EDN Magazine,
590/29333 7/23/2009 5596 245


Designer's Mall
0.15625



Copyright 2002 - 2004 Tech Pro Communications, P.O. Box 1801, Merrimack, NH 03054
 Search site for:
    Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Exec Viewpoint

Yes, Virginia,
There Is a
Stitch-and-Ship


Dave Johnson
VP of Sales
Breker Verification

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
1  0.25