Page loading . . .

  
 You are at: The item(s) you requested.Tuesday, June 18, 2013
DRAM Technology for SOC Designers and — Maybe — Their Customers  
Publication: EDN Magazine
Contributor: Sonics, Inc.
 Printer friendly
 E-Mail Item URL

August 6, 2009 -- Consumers have come to expect—and even demand—the full benefits of the convergence between computing, communications, and digital-media technologies that we've all been predicting for the past 15 years. OEMs therefore produce a bewildering array of advanced electronic systems in a variety of form factors, feature sets, and prices to fulfill consumer desires. SOC (system-on-chip) devices enable much of this convergence by integrating increasing amounts of performance at acceptably low costs.

Although many differences exist between the processing requirements of the computing, communications, and digital-media components in converged SOCs, one commonality is the reliance upon external memories, particularly DRAMs (dynamic random-access memories), to provide high-bandwidth storage for data that the SOC processes. For many consumer SOCs, the performance and cost of the overall system depend upon the efficiency of the communications between the SOC and the attached DRAM. This dependence is particularly strong in SOCs that process high-definition digital-video streams, such as HDTVs (high-definition televisions), digital-cable or satellite STBs (set-top boxes), DSCs (digital still cameras) and camcorders, and advanced multimedia and smart mobile telephones.

By Drew E Wingard, Ph.D. (Wingard is a co-founded Sonics, Inc. and Chief Technical Officer.)

This brief introduction has been excerpted from the original copyrighted article.


View the entire article on the EDN Magazine website.

Read more about
Sonics, Inc.
on SOCcentral.com

Keywords: ASICs, ASIC design, network-on-chip, NoC, on-chip interconnect, EDN Magazine, Sonics, system-on-chip, SoC,
590/29449 8/6/2009 5196 213
Designer's Mall
4th Of July countdown banner
0.265625



Copyright 2002 - 2004 Tech Pro Communications, P.O. Box 1801, Merrimack, NH 03054
 Search site for:
    Search Options


Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Reducing Power
by Raising the
Level of Abstraction


David Pursley
Director,
Product Marketing
Forte Design Systems

Exec Viewpoint

The Many Faces
of Low-Power Verification


Ghislain Kaiser
CEO, Docea Power

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Odd Parity

Summertime and the Livin' Ain't Easy


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL?


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
1  0.4609375