Page loading . . .

  
 You are at: The item(s) you requested.Friday, September 03, 2010
Gates-on-the-Fly Netlist Editor Adds Waveform Viewer Interoperability  
 Printer friendly
 E-Mail Item URL

November 3, 2009 -- SynaptiCAD, Inc.’s Gates-on-the-Fly (GOF), a Verilog netlist editor and incremental schematic viewer, has added schematic back annotation and waveform viewer cross-probing. Using one of SynaptiCAD's waveform viewers, you can view waveforms from a simulation (e.g., a VCD file) or a logic analyzer and show specific logic states annotated on GOF schematic windows. The schematic and the waveform displays are linked so that you can quickly control the simulation time that is displayed from either the schematic or the waveform windows.

Once a Verilog netlist is loaded into the Gates-on-the-Fly editor, you can select and view partial sections of the netlist as a GofTrace schematic window. Then, when a waveform file has been loaded into SynaptiCAD’s waveform viewer, GOF supports several methods of controlling what waveforms are shown in the waveform window from a schematic window.

Logic states at a specific simulation time can be sent and displayed on the active schematic window by right clicking in the timeline of the waveform viewer. New buttons in GOF also allow moving backwards and forwards in time to the next or previous logic change on the nets shown in the schematic or jumping directly to a user-entered time.

Several of SynaptiCAD's products (Timing Diagram Pro, WaveFormer Pro, BugHunter Pro, and VeriLogger Extreme) support GOF schematic annotation. If you do not own one of these products, you can download SynaptiCAD's free WaveViewer software which also supports GOF schematic annotation.

Gates-on-the-Fly overview

Gates-on-the-Fly graphically analyzes and edits large Verilog netlists that have been generated from a synthesis or layout tool. Netlists sometimes require changes to either meet timing closure specifications, fix functional logic bugs, or to repartition a design. Using GOF, you can easily find and view specific logic cones in your design on a schematic to visualize just the paths you need to see without unnecessary clutter. GOF also simplifies mapping from RTL constructs to their gate-level equivalents, so that you can pinpoint the locations where changes need to be made. GOF's ECO mode supports both graphical and script-based editing features for tracking ECO changes. Metal-only ECO operations are also supported with an automatic spare gates flow.

Availability and Pricing

Gates-on-the-Fly is available on Windows and Linux. A perpetual license normally sells for $5000 on Windows (special introductory pricing is available for the next 90 days). Leasing options are also available.

Go to the SynaptiCAD, Inc. website to find additional information.
 Please click here to let us know if the above link is broken!

E-mail SynaptiCAD, Inc. for more information.

Read more about
SynaptiCAD, Inc.
on SOCcentral.com


Keywords: ASICs, ASIC design, EDA, EDA tools, electronic design automation, Verilog, viewing and debugging, SynaptiCAD
589/30020 11/4/2009 860 49
Designer's Mall
0.359375



Copyright 2002 - 2004 Tech Pro Communications, P.O. Box 1801, Merrimack, NH 03054
 Search site for:
    Search Tips

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Seeing Is Believing: How Visualization Simplifies IC DRC


Michael White
Senior Product Marketing Manager
Mentor Graphics Corp.

Tech Viewpoint

Verification Challenges
Require
Surgical Precision


Dr. Pranav Ashar
Chief Technical Officer
Real Intent, Inc.

Odd Parity

Summertime and the
Leavin’ Ain’t Easy


Mike Donlin
The Write Solution

Odd Parity Archive

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Design for Manufacturing
Design for Test
ESL Design
Floorplanning & Layout
Formal Verification
Logic & Physical Synthesis
Low-Power Design
On-Chip Interconnect
Reconfigurable Computing
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
.
Designer's Kiosk
Whitepapers & App Notes
Live and Archived Webcasts


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2010  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
1  0.421875