Page loading . . .

  
 You are at: The item(s) you requested.Thursday, May 23, 2013
Field-Programmable Power Is Essential for ASSPs  
Publication: Electronic Products Magazine
Contributor: Exar Corp.
 Printer friendly
 E-Mail Item URL

February 1, 2010 -- Years ago, systems designers had it relatively easy with respect to system power supplies. Logic ran on 5-V power; hard- and floppy-disk drives needed a 12-V supply; and the rest of the system would operate off those two supply voltages plus perhaps one more negative-voltage supply. Those days are long gone.

Today’s complex logic devices (FPGAs, ASICs, SoCs, ASSPs, etc.) have far more complex power requirements. Just one such chip in a system may need three or four supply voltages. Worse, the order and timing in which these multiple supply voltages come up can be critical to successful system initialization. The order in which these voltages switch off during power-down operations may also be critically important to proper chip shut-down and can also be critical to preventing supply-induced damage to the IC.

Further, power subsystems must actively interact with many of today’s complex systems in real time and must permit real-time reconfiguration based on rapidly fluctuating line and load requirements. In short, power supply subsystem design for today’s complex digital systems calls for far more thought and consideration than ever before, prompting the development of power-management subsystems designed to meet the increasingly complex needs of today’s system designs. System designers have less time to think about these issues than ever because they’re far more concerned with getting their hugely complex systems operational.

By Tim Maloney. (Maloney is with Exar Corp.)

This brief introduction has been excerpted from the original copyrighted article.


View the entire article on the Electronic Products Magazine website.

Read more about
Exar Corp.
on SOCcentral.com

Keywords: ASICs, ASIC design, embedded system design, power analysis, power optimization, low power design, low-power design, Electronic Products, Exar,
596/30638 2/1/2010 3326 178


Designer's Mall
0.15625



Copyright 2002 - 2004 Tech Pro Communications, P.O. Box 1801, Merrimack, NH 03054
 Search site for:
    Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

The Many Faces
of Low-Power Verification


Ghislain Kaiser
CEO, Docea Power

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
1  0.25