Page loading . . .

  
 You are at: The item(s) you requested.Saturday, May 25, 2013
Integrating Analog Video Interface IP Into SoCs Delivers Superb Image Quality: Part 2  
Publication: EE Times EDA Designline
Contributor: Synopsys, Inc.
 Printer friendly
 E-Mail Item URL

April 29, 2010 -- Analog video interfaces are essential components of digital home and personal entertainment systems. This is mainly due to their ability to deliver very high image quality with very low power consumption while maintaining compatibility with most modern and earlier-generation video devices where analog video interfaces predominate. In the past, analog video interfaces were implemented using external components. With the proliferation of richer multimedia content in advanced consumer electronics such as DVD players, digital TVs and set-top boxes, integrating high-speed analog interface intellectual property (IP) — including analog video interfaces and other multimedia analog and digital interfaces — into systems-on-chip (SoCs) has become critical to achieve the necessary processing power and image quality.

By Manuel Mota and Joao Risques. (Mota and Risques are with Synopsys, Inc.)

This brief introduction has been excerpted from the original copyrighted article.


View the entire article on the EE Times EDA Designline website.

Read more about
Synopsys, Inc.
on SOCcentral.com

Keywords: ASICs, ASIC design, analog design, IP, intellectual property, cores, video processing, EE Times EDA Designline, Synopsys,
596/31270 4/29/2010 1959 173


Designer's Mall
0.21875



Copyright 2002 - 2004 Tech Pro Communications, P.O. Box 1801, Merrimack, NH 03054
 Search site for:
    Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

The Many Faces
of Low-Power Verification


Ghislain Kaiser
CEO, Docea Power

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
1  0.2617188