Page loading . . .

  
 You are at: The item(s) you requested.Sunday, May 26, 2013
Dual-Core Architectures In Automotive SoCs  
Publication: EE Times Automotive Designline
Contributor: Freescale Semiconductor, Inc.
 Printer friendly
 E-Mail Item URL

August 23, 2010 -- High end automotives produced these days provide features like electronic stability control (ESC), traction control system (TCS), advanced driver assistance systems (ADAS) etc. These features require complex SOCs at heart which can collect, process and transfer data at a fast rate from multiple peripherals.

Safety is one of the major concerns for automotive manufacturers. With complex applications been introduced, there is a higher chance of failure of hardware or software. The designs have to be robust enough so that any failures can be detected and corrective actions be taken. Dual-core based SOCs are also being favored in safety application because of the architectural advantages that they provide.

This article deals with various dual core architectures present in automotive SoCs
  • Heterogeneous dual-core architecture.
  • Homogenous dua-core architecture.
    • Lock-step mode (LSM).
    • Decoupled parallel mode (DPM).


By Amit Goel and Ankur Sharma. (Goel is a design engineer and Sharma a senior design engineer with Freescale Semiconductor, Inc.)

This brief introduction has been excerpted from the original copyrighted article.


View the entire article on the EE Times Automotive Designline website.

Read more about
Freescale Semiconductor, Inc.
on SOCcentral.com

Keywords: embedded systems, embedded system design, microcontrollers, MCUs, microprocessors, MPUs, multicore processors, multi-core processors, EE Times Automotive Designline, Freescale Semiconductor, system-on-chip, SoC,
596/32032 8/23/2010 1060 206


Designer's Mall
0.1557617



Copyright 2002 - 2004 Tech Pro Communications, P.O. Box 1801, Merrimack, NH 03054
 Search site for:
    Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

The Many Faces
of Low-Power Verification


Ghislain Kaiser
CEO, Docea Power

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
1  0.2348633