Page loading . . .

  
 You are at: The item(s) you requested.Tuesday, May 21, 2013
eFPGA Creator GUI Tools Suite: A Complete Hardware and Software Infrastructure for Creating Customizable eFPGA IP Blocks  
Publication: Design & Reuse
Contributor: Menta S.A.S.
 Printer friendly
 E-Mail Item URL

November 4, 2010 -- Increasing design complexity and high manufacturing costs have made industry reach at a point where it is almost essential to develop SOCs with some flexibility of post modification. The two most prominent members which are symbol of flexibility are Processors and FPGAs. Due to tough market pressures and stringent power challenges faced by industry it has become much interesting now compared to past to find a new marriage between SOCs and FPGAs in places where only SOC or FPGA stand alone independently can have tough challenge to meet requirements.

This gives birth to embedded FPGAs (eFPGAs) for which Menta is playing a pioneering role to bring it to commercial level with industry standard tools to help semiconductor industry take benefits of FPGAs directly inside their SOCs in the form of customizable domain specific eFPGA IP block/blocks.

This article presents a brief overview of new generation of graphical tools suites we are developing to help our clients quickly and very easily obtain the customized eFPGA IP of their needs (area, power, speed, I/Os, target node, etc.) this benefit is hard to achieve with classical device based FPGAs.

By Syed Zahid Ahmed, Alexandre Martheley, Laurent Rougé, Julien Eydoux and Jean-Baptiste Cuelle. (All are with Menra S.A.S.)

This brief introduction has been excerpted from the original copyrighted article.


View the entire article on the Design & Reuse website.

Read more about
Menta S.A.S.
on SOCcentral.com

Keywords: FPGAs, field programmable gate arrays, FPGA design, IP, intellectual property, cores, system-on-chip, SoC, Design & Reuse, Menta,
596/32563 11/4/2010 2340 212


Designer's Mall
0.15625



Copyright 2002 - 2004 Tech Pro Communications, P.O. Box 1801, Merrimack, NH 03054
 Search site for:
    Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Exec Viewpoint

Yes, Virginia,
There Is a
Stitch-and-Ship


Dave Johnson
VP of Sales
Breker Verification

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
1  0.25