Page loading . . .

  
 You are at: The item(s) you requested.Sunday, May 19, 2013
Virtual Channels Hardware Support in Switches in Relation to NoC Costs, Functions and Features  
Publication: Design & Reuse
 Printer friendly
 E-Mail Item URL

February 21, 2011 -- In many novel networks-on-chips (NoC) the virtual channels mechanism is widely used. It could be used for different goals from livelocks avoidance to different classes of traffic support.

This mechanism could be differently implemented in hardware. The hardware costs and functional features with virtual channels depend on an approach to its hardware implementation. In this article we consider dependencies between virtual channels hardware implementation features and packet transmission timing parameters in a network-on-chip, as well as possibilities for different classes of services support.

By Elena Suvorova, Yuriy Sheynin, Nadezhda Matveeva and Artur Eganyan. (All the authors are with the St. Petersburg University of Aerospace Instrumentation.)

This brief introduction has been excerpted from the original copyrighted article.


View the entire article on the Design & Reuse website.

Keywords: ASICs, ASIC design, IP, intellectual property, cores, on-chip interconnect, network-on-chip, NoC, Design & Reuse
599/33264 2/21/2011 2633 172


Designer's Mall
0.171875



Copyright 2002 - 2004 Tech Pro Communications, P.O. Box 1801, Merrimack, NH 03054
 Search site for:
    Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Exec Viewpoint

Yes, Virginia,
There Is a
Stitch-and-Ship


Dave Johnson
VP of Sales
Breker Verification

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
1  0.2617188