SOCcentral: Plan Strategies for Adopting Model-Based Design for Embedded Applications: Part 4 - Implementation, Verification and Validation (EE Times Automotive Designline 33794)

You are at: The item(s) you requested.

Friday, May 24, 2013

Plan Strategies for Adopting Model-Based Design for Embedded Applications: Part 4 - Implementation, Verification and Validation

Publication: EE Times Automotive Designline
Contributor: MathWorks, Inc.

Printer friendly

E-Mail Item URL

April 21, 2011 -- Implementation is the process of translating the design to embedded software that can be executed on production hardware. In Model-Based Design the translation from design to embedded software is automated through code generation which significantly reduces translation errors and effectively eliminates coding time. Development focus can shift to the creation of intellectual property (i.e. design models) vital to a company's competitive advantage and profitability.

By Eric Dillaber, Larry Kendrick, Wensi Jin, and Vinod Reddy. (All the authors are with the MathWorks, Inc.

Part 1 of this series discusses the challenges and organizational impact of adopting Model-Based Design.

Part 2 looks at an overall strategy for adoption of Model-Based Design.

Part 3 begins discussion of a migration plan to Model-Based Design covering requirements and the design phase.

This brief introduction has been excerpted from the original copyrighted article.

View the entire article on the EE Times Automotive Designline website.

Read more about
MathWorks, Inc.
on SOCcentral.com

Keywords: ASICs, ASIC design, FPGAs, field programmable gate arrays, FPGA design, EDA, EDA tools, electronic design automation, IP, intellectual property, cores, Model-Based Design, EE Times Automotive Designline, MathWorks,

599/33794 4/21/2011 1791 120

Designer's Mall

0.15625

Search site for:
Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

The Many Faces
of Low-Power Verification

Ghislain Kaiser
CEO, Docea Power

Exec Viewpoint

Maximizing the Value of Your Internal IP

Warren Savage
CEO, IPextreme

Odd Parity

Lets' Go On
with the Show!

Mike Donlin
The Write Solution
Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL

Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search
SOC Design ASIC Design ASIC Verification FPGA Design CPLD Design PCB Design DSP Design RTOS Development Digital Design	Analog Design Mixed-Signal Design DFT DFM IC Packaging VHDL Verilog SystemC SystemVerilog