Page loading . . .

  
 You are at: The item(s) you requested.Thursday, June 20, 2013
Averant Adds RTL and Gate-Level Combinational Equivalency Checker  
 Printer friendly
 E-Mail Item URL

August 1, 2011 -- Averant, Inc. has announces the release of Solidify 5.4 which adds a fast combinational equivalency checker (CEC) and improved sequential equivalency checking (SEC).

When proving two designs are equivalent, a significant portion of the two designs are combinationally equivalent. A fast combinational equivalency checker (CEC) has been added to to catch such cases. In addition, the sequential equivalency checking (SEC) engines have been enhanced to provide speed-ups of several orders of magnitude in some cases, in addition to improved proving powers.

Release 5.4 also provides better SystemVerilog design support, speed-ups in formal engines, improved reset sequence guessing, improved SEC debugging, improved protocol checking, including ARM AMBA protocols, and bug fixes.

Availability

Release 5.4 is available immediately.

Go to the Averant, Inc. website to find additional information.

E-mail Averant, Inc. for more information.

Read more about
Averant, Inc.
on SOCcentral.com


Keywords: ASICs, ASIC design, FPGAs, field programmable gate arrays, FPGA design, EDA, EDA tools, electronic design automation, formal verification, equivalence checking, SystemVerilog, Averant, Solidify,
600/34384 8/2/2011 627 100
Designer's Mall
4th Of July countdown banner
0.390625



Copyright 2002 - 2004 Tech Pro Communications, P.O. Box 1801, Merrimack, NH 03054
 Search site for:
    Search Options


Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Reducing Power
by Raising the
Level of Abstraction


David Pursley
Director,
Product Marketing
Forte Design Systems

Exec Viewpoint

The Many Faces
of Low-Power Verification


Ghislain Kaiser
CEO, Docea Power

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Odd Parity

Summertime and the Livin' Ain't Easy


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL?


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
1  0.484375