Page loading . . .

  
 You are at: The item(s) you requested.Wednesday, May 22, 2013
Synopsys and Achronix Announce Multi-Year Renewal of Synthesis Partnership  
 Printer friendly
 E-Mail Item URL

September 5, 2011 -- Synopsys, Inc. and Achronix Semiconductor Corp. have announced a multi-year extension of their OEM agreement for Synopsys FPGA synthesis tools. The agreement continues to make Synopsys' FPGA logic synthesis technology available to Achronix customers by expanding support of Synopsys' Synplify Pro software to Achronix's latest generation of FPGAs, the 22-nm Speedster22i FPGA Platform. Achronix intends to deliver a Speedster22i FPGA-optimized version of Synplify Pro FPGA synthesis software to its customers as part of its Achronix CAD Environment (ACE) software package, to provide designers of these devices with high performance synthesis technology.

The version of Synplify Pro software optimized for Achronix FPGAs contains all the features of the standard version and continues to support the original Speedster family of FPGAs. It is customized to support the technologies of the Speedster22i Platform. software lets FPGA designers achieve aggressive timing goals more quickly than alternative tools due to its unique timing-driven approach to FPGA synthesis. In addition to new optimizations that take advantage of the memory architecture in Speedster22i FPGAs, Synplify Pro software has also been customized with multi-processing for faster turn-around time for these higher capacity devices.

"Achronix provides FPGA solutions targeting high-density and high-performance applications, so it's a natural choice to match their silicon with synthesis tools designed to reach maximum clock speeds," said John Koeter, Vice President of Marketing for Solutions Group at Synopsys. "We have been working closely with Achronix to customize our Synplify Pro synthesis software to capitalize on the features of its new Speedster22i FPGAs. We believe that through this close collaboration, we offer our mutual customers the best environment for producing highly optimized, cost-effective FPGAs."

Availability

The beta version of the Achronix CAD Environment (ACE) with Synplify Pro software supporting Speedster22i is available now, with general availability anticipated in December 2011. Synplify Pro software support for Achronix Speedster devices is available now. All Synplify Pro software optimized for Achronix FPGAs is available directly from Achronix Semiconductor as part of the Achronix CAD Environment (ACE) software package.

Go to the Synopsys, Inc. website to find additional information.

E-mail Synopsys, Inc. for more information.

Read more about
Synopsys, Inc.
and
Achronix Semiconductor Corp.
on SOCcentral.com


Keywords: FPGAs, field programmable gate arrays, FPGA design, EDA, EDA tools, electronic design automation, Synplify Pro, Synopsys, Achronix Semiconductor, Speedster22i, FPGA logic synthesis,
600/34568 9/5/2011 591 79


Designer's Mall
0.390625



Copyright 2002 - 2004 Tech Pro Communications, P.O. Box 1801, Merrimack, NH 03054
 Search site for:
    Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Exec Viewpoint

Yes, Virginia,
There Is a
Stitch-and-Ship


Dave Johnson
VP of Sales
Breker Verification

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
1  0.484375