Page loading . . .

  
 You are at: The item(s) you requested.Wednesday, May 22, 2013
Tektronix Announces Signal Integrity, Embedded Design Seminars for Fall 2011  
 Printer friendly
 E-Mail Item URL

September 26, 2011 -- Tektronix, Inc. today announced a full slate of free seminars taking place this Fall in major cities around the US. The seminars will cover such topics as system-level debug of wireless-enabled systems and high-speed serial data analysis. It will offer attendees the opportunity to experience the latest Tektronix oscilloscopes including the new MDO4000 Series mixed domain oscilloscope and the new 33 GHz DPO70000D Series digital oscilloscope.

Design Insight Seminar Tour

The Fall 2011 Design Insight Seminar Tour will explore new measurement techniques that dramatically improve characterization and identification of high-speed serial data buses, optical and 10 Gbps plus communications systems.

"Serial data testing is evolving at a rapid pace and now is the time to prepare for next-generation standards," said Chris Loberg, Senior Technical Marketing Manager, Tektronix. "With the Design Insight Seminar Tour, engineers will learn how to apply the latest measurement tools and techniques including link analysis, receiver characterization with a BERTScope and jitter analysis on their high-speed serial designs."

The seminars run from 8a.m. to 2p.m. and include continental breakfast and lunch. All attendees are eligible to win a 100-MHz portable Tektronix oscilloscope. The free four city seminar tour will make the following stops:
  • Newport Beach, CA - October 4
  • Santa Clara, CCA - October 6
  • Austin, TX - October 11
  • Chelmsford, MA - October 13

Power2Solve Seminar Tour

The Fall 2011 Power2Solve Seminar Tour in the US will give design engineers and educators the opportunity to learn the latest in debug techniques. Two hands-on sessions are available to choose from: a full-day session focused on digital debug and serial data measurements using the latest in Tektronix mixed signal oscilloscopes (MSO), or a half-day session dedicated to troubleshooting wireless embedded systems.

The half-day session features the new MDO4000 Series and gives participants the opportunity to test-drive an MDO4000 through hands-on exercises. Attendees will learn how to quickly discover design problems, capture events of interest the first time they occur, search entire records, and analyze designs fast and efficiently. Attendees who successfully complete the session will receive a certification.

The full day sessions run 8:30a.m. to 5:00p.m. with lunch included and will focus on latest techniques for digital debug, verification of serial and parallel data, jitter and power analysis using the latest Tektronix mixed-signal oscilloscopes. The half-day event will focus on troubleshooting techniques for wireless-enabled embedded systems while exploring the latest debug techniques for designs with analog, digital and RF signals using the MDO4000. It runs from 1p.m. to5 p.m. The free six city seminar tour will make the following stops:

Troubleshooting Digital Designs & Debugging Wireless-Enabled Designs Events

  • Santa Clara, CA - October 18
  • Los Angeles, CA - October 20
  • Richardson/Dallas, TX - October 25

Wireless Enabled Designs Events

  • Huntsville, AL - October 27 (MDO4000 only)
  • Baltimore, MD - November 8 (MDO4000 only)
  • Chelmsford/Boston, MA - November 10 (MDO4000 only)


Go to the Tektronix, Inc. website to find additional information.

E-mail Tektronix, Inc. for more information.

Read more about
Tektronix, Inc.
on SOCcentral.com


Keywords: embedded system design, embedded systems, EDA, EDA tools, electronic design automation, signal integrity, noise, wireless, oscilloscopes, Tektronix,
600/34724 9/26/2011 472 67


Designer's Mall
0.6728516



Copyright 2002 - 2004 Tech Pro Communications, P.O. Box 1801, Merrimack, NH 03054
 Search site for:
    Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Exec Viewpoint

Yes, Virginia,
There Is a
Stitch-and-Ship


Dave Johnson
VP of Sales
Breker Verification

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
1  0.796875