Page loading . . .

  
 You are at: The item(s) you requested.Friday, May 24, 2013
Design Flow Developments Enable More-Capable Signal Processing  
Publication: New Electronics Magazine
Contributor: MathWorks, Inc.
 Printer friendly
 E-Mail Item URL

September 13, 2011 -- Continuity in the design flow is becoming critical if engineers are to meet tighter budget and time constraints when developing next generation signal processing and communications systems. Traditionally, system engineers, algorithm developers and hardware engineers use different tools, which can introduce gaps in the workflow. However, with Model-Based Design, engineers use a common set of models in an extensible environment to define requirements, develop algorithms, implement or target hardware and test and verify their designs.

With Model-Based Design, system engineers can model the behaviour of digital, analog and RF components and perform design trade-offs in simulation, which can be difficult or impossible using paper based design reviews. Algorithm developers can then reuse and elaborate the same models to build and test more detailed designs.

Later in the development process, these models can become the design artifacts from which hardware engineers generate HDL code. At that time, system-level models and tests can be reused as a testbench to validate the performance of the HDL implementation and the final hardware against the model-level results.

By Joy Lin. (Lin is with MathWorks, Ltd.)

This brief introduction has been excerpted from the original copyrighted article.


View the entire article on the New Electronics Magazine website.

Read more about
MathWorks, Inc.
on SOCcentral.com

Keywords: ASICs, ASIC design, FPGAs, field programmable gate arrays, FPGA design, EDA, EDA tools, electronic design automation, Hardware Description Languages, HDLs, model-based design, MathWorks,
599/34747 9/13/2011 662 82


Designer's Mall
0.1557617



Copyright 2002 - 2004 Tech Pro Communications, P.O. Box 1801, Merrimack, NH 03054
 Search site for:
    Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

The Many Faces
of Low-Power Verification


Ghislain Kaiser
CEO, Docea Power

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
1  0.25