Page loading . . .

  
 You are at: The item(s) you requested.Tuesday, May 21, 2013
MagnaChip to Offer Cost-Competitive Compact Standard Cell Library for Low-Power Applications  
 Printer friendly
 E-Mail Item URL

November 8, 2011 -- MagnaChip Semiconductor Corp. is now offering cost-competitive compact standard cell libraries targeting low-power applications in 0.18µm and 0.35µm technologies.

The new standard cell library features a smaller cell area and lower operating power by incorporating a compact design architecture. The cell area is reduced by up to 25% and the operating power consumption by a maximum of 60% compared with the use of conventional design libraries. In addition, these new compact standard cell libraries have the advantage of increased speed in addition to leakage and latch-up control when compared to previous compact standard cell libraries. Any weakness to latch-up is sharply reduced by using a self-well bias contact scheme.

Go to the MagnaChip Semiconductor website to find additional information.

Read more about
MagnaChip Semiconductor
on SOCcentral.com


Keywords: ASICs, ASIC design, IP, intellectual property, cores, standard cells, foundries, foundry services, power analysis, power optimization, low power design, low-power design, MagnaChip Semiconductor
600/35661 11/8/2011 671 72


Designer's Mall
0.40625



Copyright 2002 - 2004 Tech Pro Communications, P.O. Box 1801, Merrimack, NH 03054
 Search site for:
    Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Exec Viewpoint

Yes, Virginia,
There Is a
Stitch-and-Ship


Dave Johnson
VP of Sales
Breker Verification

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
1  0.484375