Page loading . . .

  
 You are at: The item(s) you requested.Tuesday, May 21, 2013
Quantitatively Analyzing the Performance of Integrated Circuits and Their Reliability  
Company: DfR Solutions
 Printer friendly
 E-Mail Item URL

Testing, instrumentation, and measurement electronics require high reliability and high quality complex integrated circuits (ICs) to ensure the accuracy of the analytical data they process. Microprocessors and other complex ICs such as FPGAs are considered the most important components within instrumentation. They are susceptible to electrical, mechanical and thermal modes of failure like other components on a printed circuit board, and due to their complexity and roles within a circuit, performance-based failure can be considered an even larger concern. Stability of device parameters is key to guaranteeing that a system will function according to its design. We discuss the importance of microprocessor and IC device reliability and how modifying the operational parameters of these devices through over- and under-clocking can either reduce or improve overall reliability, respectively, and directly affect the lifetime of the system in which these devices are installed.

Access the entire document on the DfR Solutions website.

E-mail DfR Solutions for more information.

Read more about
DfR Solutions
on SOCcentral.com


Keywords: ASICs, ASIC design, custom IC design, FPGAs, field programmable gate arrays, FPGA design, EDA, EDA tools, electronic design automation, DfR Solutions,
205/36272 11/28/2011 778 70
Add a comment or evaluation (anonymous postings will be deleted)



Designer's Mall
0.25



Copyright 2002 - 2004 Tech Pro Communications, P.O. Box 1801, Merrimack, NH 03054
 Search site for:
    Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Exec Viewpoint

Yes, Virginia,
There Is a
Stitch-and-Ship


Dave Johnson
VP of Sales
Breker Verification

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
1  0.34375