Page loading . . .

  
 You are at: The item(s) you requested.Saturday, May 25, 2013
Fujitsu Semiconductor Standardizes on Mentor Graphics HyperLynx Signal-Integrity Technology as LSI-PKG-PCB Co-Design Tool  
 Printer friendly
 E-Mail Item URL

November 29, 2011 -- Mentor Graphics Corp. today announced that Fujitsu Semiconductor, Ltd. has standardized on the Mentor Graphics HyperLynx signal-integrity technology as the company's LSI-IC packaging (PKG)-printed circuit board (PCB) co-design tool for fast and accurate high-speed simulation and analysis.

For today's highly functional end-products, bus speeds are increasingly getting faster and the demand for noise timing-aware LSI-PKG-PCB co-design is increasing. Fujitsu Semiconductor adopted the HyperLynx product suite to address problems caused by high-speed signals throughout the design cycle, from early architectural stages through post-layout verification. Since the HyperLynx product is easy-to-use and provides an intuitive user interface, all members of the product development team (hardware engineers, PCB designers and signal integrity specialists) can use it, from pre-layout analysis and simulation to post-layout verification.

Fujitsu Semiconductor needed to address timing issues at three levels: LSI, PKG, and PCB, especially with the rapidly emerging DDR2/ 3/ 4 and SerDes interconnect standards. The company selected the Mentor Graphics HyperLynx technology as its robust signal and power integrity solution. Fujitsu needed to standardize its LSI-PKG-PCB co-design environment with easy-to-use, yet highly accurate, simulation for global adoption. Fujitsu Semiconductor deployed HyperLynx for a special project in 2010, basing its standardization on the Mentor HyperLynx product's signal- and power-integrity technology and Mentor's ability to provide superior global customer support.

"Fujitsu Semiconductor is working with its customers and partners to provide solutions for the ever-evolving complexity of signal- and power-integrity issues in more advanced processes. We have positioned HyperLynx as our company and our customers' analysis tool that has been widely popular in our customers' PCB design workflow, and in collaboration with Mentor Graphics, we developed a design kit that accurately and quickly analyzes the signal integrity and timing of PCBs by addressing the noise and timing influences of LSI and PKG on HyperLynx," said Naoshi Higaki, Deputy General Manager of SoC Design Engineering Division, Fujitsu Semiconductor. "By using this design kit as our company and customers' common environment, it enhances our customers' final products with higher reliability, design productivity, and cost-effective development."

Go to the Mentor Graphics Corp. website for details.

Read more about
Mentor Graphics Corp.
on SOCcentral.com


Keywords: ASICs, ASIC design, package design, PCB design, EDA, EDA tools, electronic design automation, signal integrity, noise, Mentor Graphics, HyperLynx,
600/36293 11/29/2011 445 59


Designer's Mall
0.40625



Copyright 2002 - 2004 Tech Pro Communications, P.O. Box 1801, Merrimack, NH 03054
 Search site for:
    Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

The Many Faces
of Low-Power Verification


Ghislain Kaiser
CEO, Docea Power

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
1  0.5