Page loading . . .

  
 You are at: The item(s) you requested.Saturday, May 25, 2013
NextOp and AMD Sign Multi-Year Licensing Deal for BugScope Assertion Synthesis Technology  
 Printer friendly
 E-Mail Item URL

December 5, 2011 -- NextOp Software, Inc. today announced that Advanced Micro Devices (AMD) has signed a multi-year, multi-license agreement for worldwide deployment of NextOp's BugScope assertion synthesis product. NextOp's BugScope improves functional verification via a unified assertion-based verification methodology for AMD's simulation, formal, and emulation verification environments.

BugScope's automation is intended to enable AMD designers to quickly ramp up an assertion-based verification methodology with minimal manual effort. Based on its evaluation, AMD concluded that BugScope's automatically generated assertions and coverage properties are high quality and should be effective in AMD's verification flow.

"Over time AMD will be deploying NextOp's BugScope for functional verification of our IP and SOC designs," said Jim Miller, Corporate Vice President, Design Engineering, AMD. "BugScope assertion synthesis has the potential to substantially reduce our verification effort and accelerate verification closure for our advanced processor and graphics designs."

About BugScope

NextOp's BugScope assertion synthesis automatically generates whitebox assertions and functional coverage properties in SVA, PSL and Verilog formats. BugScope's properties are used to drive progressive, targeted verification via robust, executable design specifications for existing simulation, formal and emulation flows.

Go to the NextOp Software, Inc. website to find additional information.

E-mail NextOp Software, Inc. for more information.

Read more about
NextOp Software, Inc.
on SOCcentral.com


Keywords: ASICs, ASIC design, EDA, EDA tools, electronic design automation, assertion based verification, assertion-based verification, ABV, formal verification, NextOp Software, BugScope,
600/36372 12/5/2011 531 53


Designer's Mall
0.40625



Copyright 2002 - 2004 Tech Pro Communications, P.O. Box 1801, Merrimack, NH 03054
 Search site for:
    Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

The Many Faces
of Low-Power Verification


Ghislain Kaiser
CEO, Docea Power

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
1  0.484375