| Apache Design's Totem Software Adopted by Fujitsu Semiconductor for Power Noise And Reliability Analysis | | |
December 12, 2011 -- ANSYS announced that Totem software, from its subsidiary Apache Design Solutions, Inc., has been deployed by Fujitsu Semiconductor, Ltd. to analyze and optimize all its custom IC designs. This includes analog, memory, high-speed I/O, PMICs (power-management ICs) and RF ICs that are used in a variety of consumer, mobile and communications electronic products. Totem, a complete power noise and reliability platform for analog/ mixed-signal chip designs, was selected by Fujitsu Semiconductor for its ability to handle large designs and analyze global noise coupling, which can impact chip performance and reliability. It was also chosen for its integration with existing analog-design-tool environments, a feature that offers improved productivity.
"Apache's Totem enables us to accurately model and simulate power/ ground, substrate and package/ PCB noise coupling at the full-chip level for advanced process technologies," said Masaru Ito, Director of the Technology Development Division, IP and Technology Development and Manufacturing Unit of Fujitsu Semiconductor. "By using Totem, we can explore the impact of noise coupling on the circuit's performance and determine if critical layout changes are needed early in the design process, allowing us to increase productivity and lower the risk of re-spin."
About Totem
Totem is a full-chip, layout-based power noise and reliability platform for analog and mixed-signal designs. It addresses the challenges associated with global couplings of power/ ground noise, substrate noise, and package/ PCB capacitive and inductive noise for memory components (Flash and DRAM), high-speed I/Os (HDMI and DDR), and analog circuits such as power-management ICs. Totem-CSE considers the impact of full-chip SOC substrate noise and obtains an accurate substrate injection signature for all digital components. It accurately analyzes noise-coupling effects at every time-point using a single-kernel solver, and enables designers to account for all global noise impact on their designs. Totem-MMX is a transistor-level power-noise-analysis and verification solution for static and dynamic power integrity from early design stage to sign-off. It addresses the verification of IP designed using full-custom or semi-custom techniques for both analog and mixed-signal designs.
Go to the Apache Design Solutions, Inc. website to find additional information.
| E-mail Apache Design Solutions, Inc. for more information.
Read more about
Apache Design Solutions, Inc.
on SOCcentral.com |
| Keywords: ASICs, ASIC design, custom IC design, EDA, EDA tools, electronic design automation, analog design, mixed signal design, mixed-signal design, power analysis, power optimization, signal integrity, noise, Apache Design Solutions, ANSYS, Totem,
| | 600/36413 12/12/2011 740 81 | |
|
|
|
|
|
| | 0.484375 |
|
|
| Copyright 2002 - 2004 Tech Pro Communications, P.O. Box 1801, Merrimack, NH 03054 | |
|
| | |
|
|
Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.
|
|
|
Exec Viewpoint
Reducing Power
by Raising the
Level of Abstraction
David Pursley
Director,
Product Marketing
Forte Design Systems
|
|
Exec Viewpoint
The Many Faces
of Low-Power Verification
Ghislain Kaiser
CEO, Docea Power
|
|
Exec Viewpoint
Maximizing the Value of Your Internal IP
Warren Savage
CEO, IPextreme
|
|
|
|
Barbara's Bytes
So, Just What
Is ESL?
Barbara Tuck
Senior Editor,
SOCcentral
|
|
|
|
|
|
|
|
| Design Center |
| Whitepapers & App Notes |
|
|
|
|
|
| Live and Archived Webcasts |
|
|
|
|
|
| Newsletters |
|
|
|
|
|
|
About SOCcentral.com
Sponsorship/Advertising Information
|
|
|
