Page loading . . .

  
 You are at: The item(s) you requested.Tuesday, May 21, 2013
STATS ChipPAC Expands Manufacturing Presence in Singapore  
 Printer friendly
 E-Mail Item URL

January 5, 2012 -- STATS ChipPAC, Ltd. today held the ground-breaking ceremony for a new factory in Singapore. The new 197,000 square foot building will be located next to the company's current factory in Yishun, Singapore and will enable STATS ChipPAC to expand its manufacturing capabilities for advanced wafer-level technologies including embedded wafer level ball grid array (eWLB), wafer level chip scale packaging (WLCSP), integrated passive devices (IPD) and through-silicon via (TSV).

STATS ChipPAC had invested approximately $250 million (US) in Singapore over the last three years to expand its technology offering and manufacturing capacity. The new factory will allow the company to further expand its capacity in advanced wafer-level packaging and test solutions to support growing demand. The Company expects to invest an additional $220 million in Singapore over the next several years.

"We believe our technology leadership, manufacturing capabilities and new capacity in Singapore will provide a strong foundation for future expansion in our advanced wafer-level package offering in eWLB, WLCSP, IPD and TSV. Advanced wafer-level technologies are essential to support our customers' requirements for increased performance and functionality in a smaller footprint for sophisticated mobile devices such as smartphones and tablets," said Tan Lay Koon, President and Chief Executive Officer, STATS ChipPAC.

Once the new building is completed, STATS ChipPAC's combined manufacturing space in Singapore will increase from 595,000 to 792,000 square feet. The new facility is expected to be operational by the fourth quarter of 2012.

Go to the STATS ChipPAC, Ltd. website to find additional information.

Read more about
STATS ChipPAC, Ltd.
on SOCcentral.com


Keywords: ASICs, ASIC design, 3D ICs, 3D chips, stacked ICs, packages, packaging, STATS ChipPAC,
601/37144 1/5/2012 460 76


Designer's Mall
0.390625



Copyright 2002 - 2004 Tech Pro Communications, P.O. Box 1801, Merrimack, NH 03054
 Search site for:
    Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Exec Viewpoint

Yes, Virginia,
There Is a
Stitch-and-Ship


Dave Johnson
VP of Sales
Breker Verification

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
1  0.484375