Page loading . . .

  
 You are at: The item(s) you requested.Friday, May 24, 2013
Atrenta Ships 4.7 Release of SpyGlass Platform  
 Printer friendly
 E-Mail Item URL

May 1, 2012 -- Atrenta Inc. announced today the availability of release 4.7 of its SpyGlass RTL analysis and optimization platform. This latest release of SpyGlass delivers automated RTL power reduction that is, on average, 2X more effective across a broad range of designs when compared to previous releases. Run-time and memory usage have also been enhanced in 4.7, with users reporting running 280-million-gate designs flat through SpyGlass in four hours.

Many of the analysis features of SpyGlass have also been improved. UPF 2.0 support has been extended in SpyGlass Power Verify. A power-intent-aware CDC analysis has been introduced that enables early verification of CDC issues around isolation logic at RTL. Glitch-detection reporting has been enhanced and SpyGlass DFT DSM now provides at-speed testability analysis that is more comprehensive. SpyGlass Constraints analysis now enables designers to consolidate SDCs associated with different modes into a single SDC through an SDC mode-merge capability.

New features in SpyGlass 4.7 include an improved user interface for SpyGlass Physical that provides designers the capability to quickly analyze and pinpoint logical congestion issues within their RTL. Also included in this release is a unique design-complexity analysis addition to SpyGlass Advanced Lint based on cyclomatic metrics. The Atrenta Console graphical user interface also provides several usability enhancements for netlist and schematic viewing.



Go to the Atrenta, Inc. website to find additional information.

E-mail Atrenta, Inc. for more information.

Read more about
Atrenta, Inc.
on SOCcentral.com


Keywords: ASICs, ASIC design, FPGAs, field programmable gate arrays, FPGA design, EDA, EDA tools, electronic design automation, power analysis, power optimization, low power design, low-power design, Atrenta, SpyGlass RTL analysis and optimization
601/38362 5/2/2012 450 68


Designer's Mall
0.390625



Copyright 2002 - 2004 Tech Pro Communications, P.O. Box 1801, Merrimack, NH 03054
 Search site for:
    Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

The Many Faces
of Low-Power Verification


Ghislain Kaiser
CEO, Docea Power

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
1  0.4697266