| GlobalFoundries Selects Synopsys' Yield Explorer for Faster Yield Ramp | | |
May 30, 2012 -- Synopsys, Inc. today announced that GlobalFoundries has selected Synopsys' Yield Explorer solution as part of its next-phase Yield Management System (YMS) for faster yield ramp based on volume diagnostics. Rapid identification and correction of systematic failure mechanisms is critical to bringing a new technology node to production and driving the yield ramp on new IC designs.
Yield Explorer Automated Volume Diagnostics allows GlobalFoundries to quickly identify the dominant systematic failure mechanisms on early test chips as well as customers' chips, thereby reducing the time to achieve desirable yield levels. In addition, Yield Explorer's ability to combine and analyze data from design, fab and test domains enables collaboration between GlobalFoundries and its customers to rapidly identify failure mechanisms and activate process or design corrective actions with high clarity and ease.
Yield Explorer delivers flexibility and depth of capabilities in correlating yield loss to various design, fab and test attributes, as well as fast, robust automation for production analysis and reporting. Expert users benefit from the flexibility to perform analysis with an exploratory approach. Production teams rely on automated analysis routines to create various reports and provide a quick first view of yield issues on new production batches with minimal impact on cycle time. In addition, any inputs to design teams for adjusting test plans or incremental layout changes are provided with specific and actionable details about the yield-limiting attribute of test or layout. The automated volume diagnostics in Yield Explorer are simple to deploy and work smoothly across a variety of design, fab and test outputs and data formats.
Go to the Synopsys, Inc. website to find additional information.
| E-mail Synopsys, Inc. for more information.
Read more about Synopsys, Inc. and GlobalFoundries on SOCcentral.com |
| Keywords: ASICs, ASIC design, EDA, EDA tools, electronic design automation, design for manufacturing, design-for-manufacturing, DFM, design for yield, design-for-yield, DFY, Synopsys Yield Explorer, GlobalFoundries
| | 601/38581 5/30/2012 1003 62 | |
|
|
|
| | 0.40625 |
|
|
| Copyright 2002 - 2004 Tech Pro Communications, P.O. Box 1801, Merrimack, NH 03054 | |
|
| | |
|
|
Subscribe to SOCcentral's SOC Explorer Newsletter and receive news, article, whitepaper, and product updates bi-weekly.
|
|
|
Exec Viewpoint
Maximizing the Value of Your Internal IP
 Warren Savage CEO, IPextreme
|
|
Exec Viewpoint
Yes, Virginia, There Is a Stitch-and-Ship
 Dave Johnson VP of Sales Breker Verification
|
|
|
|
Barbara's Bytes
So, Just What Is ESL
 Barbara Tuck Senior Editor, SOCcentral
|
|
|
|
|
|
|
|
| Design Center |
| Whitepapers & App Notes |
|
|
|
|
|
| Live and Archived Webcasts |
|
|
|
|
|
| Newsletters |
|
|
|
|
|
|
About SOCcentral.com
Sponsorship/Advertising Information
|
|
|