Page loading . . .

  
 You are at: The item(s) you requested.Wednesday, June 19, 2013
Mentor Graphics Calibre Pattern Matching Enables Advanced Checking of TSMC 20-nm Designs  
 Printer friendly
 E-Mail Item URL

June 4, 2012 -- Mentor Graphics Corp. today announced that TSMC will use Calibre pattern matching (PM) capabilities within its Unified DFM Engine for 20-nm litho process checking (LPC). The Calibre PM facility provides fast pattern-based analysis to identify potential litho yield detractors (high-risk features known to be difficult to image) that may be present in the layout.

Calibre PM provides a fast, scalable and robust implementation of layout-pattern matching that is seamlessly integrated with the traditional Calibre DRC platform. It also includes a graphical environment for defining and managing pattern libraries in either interactive or batch mode.

"The incorporation of powerful pattern matching capabilities within the Calibre platform provides designers with a comprehensive solution for physical verification and design-for-manufacturing (DFM) sign-off at leading-edge nodes," said Joseph Sawicki, Vice President aAnd General Manager of the Design-to-Silicon division at Mentor Graphics.

"Our LPC Unified Engine delivers high accuracy and fast turn-around by eliminating the need for full-chip litho simulation," said Suk Lee, TSMC Senior Director, Design Infrastructure Marketing Division. "Calibre PM is an important component of this capability because it quickly identifies the suspect patterns that require further analysis, while freeing the rest of the layout from the need for litho simulation."



Go to the Mentor Graphics Corp. website to find additional information.

Read more about
Mentor Graphics Corp.
on SOCcentral.com


Keywords: ASICs, ASIC design, EDA, EDA tools, electronic design automation, design for manufacturing, design-for-manufacturing, DFM, lithography, Mentor Graphics Calibre pattern matching,
601/38628 6/4/2012 492 54
Designer's Mall
4th Of July countdown banner
0.390625



Copyright 2002 - 2004 Tech Pro Communications, P.O. Box 1801, Merrimack, NH 03054
 Search site for:
    Search Options


Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Reducing Power
by Raising the
Level of Abstraction


David Pursley
Director,
Product Marketing
Forte Design Systems

Exec Viewpoint

The Many Faces
of Low-Power Verification


Ghislain Kaiser
CEO, Docea Power

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Odd Parity

Summertime and the Livin' Ain't Easy


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL?


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
1  0.484375