Page loading . . .

  
 You are at: The item(s) you requested.Thursday, May 23, 2013
Mentor Graphics Receives Certification for TSMC 20-nm Process  
 Printer friendly
 E-Mail Item URL

June 4, 2012 -- Mentor Graphics Corp. today announced that its Calibre physical verification platform is available for TSMC's 20-nm manufacturing process. TSMC has given Phase I Certification to Mentor's Calibre, certifying it for TSMC design rule manuals (DRMs) and Spice models. Current certifications address elements of the Calibre platform including innovative patterning, DRC, LVS and extraction.

"The 20nm node raises new design and verification challenges," said Joseph Sawicki, Vice President and General Manager of the Design-to-Silicon division at Mentor Graphics. "The interdependence of design and manufacturing is greater than ever. Mentor will continue collaborating with TSMC to help ensure a successful market transition to 20 nanometers and beyond."

The Calibre platform for 20-nm includes pattern matching facilities for advanced design rule definition and litho hotspot pre-filtering. It also includes the advanced fill capabilities of Calibre SmartFill, which supports multi-layer fill shapes and user-defined fill cells that are automatically inserted into a layout based on analysis of the design.



Go to the Mentor Graphics Corp. website to find additional information.

Read more about
Mentor Graphics Corp.
on SOCcentral.com


Keywords: ASICs, ASIC design, EDA, EDA tools, electronic design automation, design for manufacturing, design-for-manufacturing, DFM, lithography, pattern matching, Mentor Graphics Calibre,
601/38630 6/4/2012 379 47


Designer's Mall
0.375



Copyright 2002 - 2004 Tech Pro Communications, P.O. Box 1801, Merrimack, NH 03054
 Search site for:
    Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

The Many Faces
of Low-Power Verification


Ghislain Kaiser
CEO, Docea Power

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
1  0.453125