Page loading . . .

  
 You are at: The item(s) you requested.Wednesday, June 19, 2013
Agilent Technologies Accelerates Early Wireless Design Verification with New Release of SystemVue  
 Printer friendly
 E-Mail Item URL

June 5, 2012 -- Agilent Technologies, Inc. today announced a new release of SystemVue, Agilent's premier platform for designing communications systems.

SystemVue 2012.06 provides deeper design-flow integration of baseband signal-processing tools with intellectual property reference libraries, RF electronic design automation tools and test equipment. The software enables system architects to predict and cross-verify baseband and RF physical-layer performance at earlier phases of the design process, enabling faster deployment of 4G, WLAN and aerospace/ defense systems.

SystemVue 2012.06 improves the design flow for new communications systems by creating an effective platform for cross-domain debugging. By bringing target-specific FPGA tools up to the physical layer of the system, HDL designers can validate against accurate RF models and live test and measurement results, for cross-domain modeling.

New SystemVue 2012.06 enhancements

  • A native math language (.m) debugger that enables line-by-line execution with breakpoints and assertions across multiple model objects, while preserving the underlying MATLAB .m format.
  • C++ modeling with Microsoft Visual C++ 2010. (W1718 C++ Code Generator supports interactive cross-platform debugging, code generation and system-level verification.)
  • VHDL/ Verilog verification that adds Aldec Riviera PRO HDL cosimulation.
  • Direct FPGA flow support for Altera Stratix and Cyclone parts, through integration of Altera Quartus with SystemVue's W1717 Hardware Design Kit. (SystemVue now supports vendor-neutral HDL code-generation that integrates directly with both Xilinx and Altera tools.)

Other enhancements

SystemVue 2012.06 also features updates to several libraries and design personalities as maintenance upgrades. The impacted solutions include:

  • W1905 Radar library, now featuring multitargeting to synthetic aperature radars.
  • W1716 Digital Pre-Distortion, with added speed and user-interface improvements.
  • W1916 3G library, now with support for dual-carrier HSPA+.
  • W1917 WLAN library, now with legacy support for 802.11b/g/n to 802.11a/ac.
  • W1918 LTE-Advanced library, now with support for multimedia broadcasting (MBMS) and control-channel (CCH) decoding.
  • W1713 SerDes library, now with optical interconnect models.
  • W1461 SystemVue platform, now with Monte Carlo and optimization analysis modes, and additional examples for satellite applications.

Availability and Pricing

SystemVue 2012.06 is available for download at the Agilent website. Pricing for the SystemVue environment starts at approximately $17,340. A free, 30-day evaluation copy is available at the website.



Go to the Agilent EEsof EDA website to find additional information.

E-mail Agilent EEsof EDA for more information.

Read more about
Agilent EEsof EDA
on SOCcentral.com


Keywords: ASICs, ASIC design, RF design, microwave design, EDA, EDA tools, electronic design automation, Agilent Technologies, Agilent EEsof EDA SystemVue,
601/38639 6/5/2012 526 34
Designer's Mall
4th Of July countdown banner
0.4140625



Copyright 2002 - 2004 Tech Pro Communications, P.O. Box 1801, Merrimack, NH 03054
 Search site for:
    Search Options


Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Reducing Power
by Raising the
Level of Abstraction


David Pursley
Director,
Product Marketing
Forte Design Systems

Exec Viewpoint

The Many Faces
of Low-Power Verification


Ghislain Kaiser
CEO, Docea Power

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Odd Parity

Summertime and the Livin' Ain't Easy


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL?


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
1  0.4765625