Page loading . . .

  
 You are at: The item(s) you requested.Saturday, May 25, 2013
IAR Systems Enhances Its Development Tools for ARM  
 Printer friendly
 E-Mail Item URL

June 7, 2012 -- The latest version of IAR Embedded Workbench for ARM, released today by IAR Systems AB, introduces several new features, feature enhancements, and major optimizations.

The enhancements include a new source browser and text editor, which enable user-friendly functionality such as auto-completion, code folding, block selection, block indentation, bracket matching, and zooming. Word/ paragraph navigation have also been improved.

Compiler enhancements include improvements to the previously introduced stack-usage analysis functionality that provides calculations of the maximum stack depth for each call graph root. Introduced are support for C++ source code, support for recursion, and new useful linker directives. The linker directive check that can be used to calculate the stack usage at link time to verify that the used stack space does not exceed the allocated memory. The inline assembler has also been improved and expanded with a large number of new operand constraints and modifiers.

The new version includes outstanding speed optimizations, resulting in even faster execution times for the generated code. Compared to the previous version, the code generated for ARM Cortex-M4 shows up to 40% improvement on standard-industry benchmarks for execution speed.

IAR Systems provides broad support for ARM MCUs, and now strengthens this even further with added support for the energy-efficient ARM Cortex-M0+ core, and the high-end cores ARM Cortex-R5, ARM Cortex-R7, ARM Cortex-A7, and ARM Cortex-A15.

For developers who make use of IAR Systems' power-debugging technology to test and tune their applications for power optimization, the launch of the new high-performing in-circuit debugging probe I-jet allows for even more refined power measurements. This is aided further by improved plot functions in the Timeline window. Using I-jet also enables a new memory configuration framework that adds safety against illegal memory accesses.

Availability

Evaluation licenses are available now.



Go to the IAR Systems AB website to find additional information.

E-mail IAR Systems AB for more information.

Read more about
IAR Systems AB
on SOCcentral.com


Keywords: ASICs, ASIC design, FPGAs, field programmable gate arrays, FPGA design, EDA, EDA tools, electronic design automation, software development tools, IAR Systems Workbench, ARM-based microcontrollers, MCUs, ARM-based microprocessors, MPUs, IP, intellectual property, cores,
601/38652 6/7/2012 463 58


Designer's Mall
0.4023438



Copyright 2002 - 2004 Tech Pro Communications, P.O. Box 1801, Merrimack, NH 03054
 Search site for:
    Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

The Many Faces
of Low-Power Verification


Ghislain Kaiser
CEO, Docea Power

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
1  0.4804688