Page loading . . .

  
 You are at: The item(s) you requested.Thursday, May 23, 2013
IAR Systems Provides Complete Support for ARM Cortex Cores  
 Printer friendly
 E-Mail Item URL

June 11, 2012 -- IAR Systems AB has announced that its IAR Embedded Workbench C/C++ compiler and debugger tool suite for ARM provides the broadest support for the complete range of ARM Cortex cores.

IAR Systems supplies development tools for more ARM devices than any other embedded development tools vendor. The offer is now strengthened even further with support for five additional cores. The latest additions include the energy-efficient ARM Cortex-M0+ core, and the high-end cores ARM Cortex-R5, ARM Cortex-R7, ARM Cortex-A7, and ARM Cortex-A15.

The support provides users of IAR Systems with unique possibilities to freely choose among a large number of MCUs based on any ARM Cortex core, from all major manufacturers. They gain the flexibility to always use the device best-suited for their current needs, while being able to reuse code across projects and save cost for training, maintenance, and license management, improving efficiency and reducing time-to-market for new products.



Go to the IAR Systems AB website for details.

E-mail IAR Systems AB for more information.

Read more about
IAR Systems AB
on SOCcentral.com


Keywords: embedded system design, embedded systems, ARM-based microcontrollers, MCUs, EDA, EDA tools, electronic design automation, software development tools, IAR Systems Embedded Workbench, compilers, debuggers,
601/38656 6/11/2012 231 42


Designer's Mall
0.3911133



Copyright 2002 - 2004 Tech Pro Communications, P.O. Box 1801, Merrimack, NH 03054
 Search site for:
    Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Exec Viewpoint

Yes, Virginia,
There Is a
Stitch-and-Ship


Dave Johnson
VP of Sales
Breker Verification

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
1  0.484375