Page loading . . .

  
 You are at: The item(s) you requested.Sunday, May 26, 2013
Imagination Optimizes its IP Capabilities with TSMC on Latest Silicon Process Technologies  
 Printer friendly
 E-Mail Item URL

June 15, 2012 -- Imagination Technologies, Ltd. has announced its collaboration with TSMC to ensure that licensees of all of Imagination's IP (intellectual property) cores can be optimize for speed, area and power consumption on the advanced TSMC 28-nm and below processes.

By bringing together engineers from both companies, this collaboration aims to improve power, performance, and area by co-optimizing TSMC process technologies and foundation IPs with Imagination's most advanced IP cores, including its latest PowerVR GPUs.

Imagination, a member of TSMC's Soft-IP Alliance program, is making this announcement as part of a closer relationship with TSMC. Imagination intends to validate its IP cores through the TSMC Soft-IP Alliance program.

Imagination's IP core families in this collaboration include:

  • PowerVR graphics, for mobile, embedded and computing graphics.
  • PowerVR video and display, the comprehensive multi-standard decoders, encoders and enhancement cores for applications from mobile to ultra-HD.
  • Ensigma communications, the multi-standard programmable communications and connectivity technology for TV, radio, Wi-Fi and Bluetooth.
  • Meta processors, the 32-bit hardware multi-threaded processor architecture.


Go to the Imagination Technologies, Ltd. website to find additional information.

E-mail Imagination Technologies, Ltd. for more information.

Read more about
Imagination Technologies, Ltd.
on SOCcentral.com


Keywords: ASICs, ASIC design, IP, intellectual property, cores, Imagination Technologies, PowerVR, graphics processors, graphics processing units, GPUs, Meta microprocessors, MPUs,
601/38681 6/15/2012 376 54


Designer's Mall
0.375



Copyright 2002 - 2004 Tech Pro Communications, P.O. Box 1801, Merrimack, NH 03054
 Search site for:
    Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

The Many Faces
of Low-Power Verification


Ghislain Kaiser
CEO, Docea Power

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
1  0.4689941