Page loading . . .

  
 You are at: The item(s) you requested.Tuesday, May 21, 2013
Avnet Electronics Marketing Americas and Analog Devices Introduce the Agile Zynq-7000 EPP/ Analog Devices Software-Defined Radio Kit  
 Printer friendly
 E-Mail Item URL

June 18, 2012 -- Avnet Electronics Marketing Americas today announced that order entry is now open for the Zynq-7000 Extensible Processing Platform (EPP) and Analog Devices, Inc. (ADI) Software-Defined Radio Kit. Designed by Avnet and Analog Devices engineers, this kit offers engineers a proven platform to test, design and deliver a wide range of wireless communication functions; from baseband to radio-frequency (RF).

The kit includes the FMCOMMS1-EBZ, Analog Devices' newest FPGA mezzanine card (FMC), which lets engineers quickly combine high-speed analog and high-performance digital circuitry.

"The emergence of smart mobile devices with bandwidth-consuming applications has created explosive demand for high-speed wireless services," said Luc Langlois, Technology Director, DSP, Avnet Electronics Marketing. "The Zynq-7000 EPP/ Analog Devices Software-Defined Radio Kit combines high-speed analog signal chain with programmable logic-based digital signal processing under the control of Linux application software on embedded ARM dual-core Cortex-A9 and 28-nanometer programmable logic. This robust platform for wireless is ideal for system designers who are creating future-proof products to support evolving wireless standards."

The Zynq-7000 EPP/ Analog Devices Software-Defined Radio Kit was designed in collaboration with Analog Devices and combines the Avnet ZedBoard, featuring the Xilinx Zynq-7000 EPP, along with the Analog Devices FMCOMMS1-EBZ analog, front-end FMC module for high-speed data acquisition in a variety of compute-intensive FPGA-based applications.

The complete Zynq-7000 EPP/Analog Devices Software-Defined Radio Kit includes:

  • Avnet ZedBoard.
  • Analog Devices FMCOMMS1-EBZ FMC Module.
  • ISE Design Suite: WebPACK with node-locked Chipscope Pro license.
  • Two-Pulse 4G LTE blade antennas (frequency bands: 698-960MHZ/ 1710-2170MHZ / 2500-2700MHz).
  • Two MMCX to MMCX coax cables.
  • Downloadable Linux drivers, applications software, HDL source, reference designs, full schematics and Gerber files.

"The FMCOMMS1-EBZ simplifies the integration of the high-speed analog signal chain using the AD9643, 14-bit, 250-MSPS dual-A/D converter and the AD9122, 16-bit, 1200-MSPS dual-D/A converter with high-performance digital signal processing in systems of increasing complexity and functionality," said Dave Babicz, Director of Global Alliances, Analog Devices. "The FMCOMMS1-EBZ reference design includes software, schematics, HDL and drivers that ler engineers maximize their resources by moving quickly and confidently through prototyping and evaluation for a range of applications.”

"The Zynq-7000 EPP/ Analog Devices Software-Defined Radio Kit is a comprehensive DSP platform that accelerates our customers' productivity and reduces their time-to-market. This kit integrates reference designs and tools along with all the necessary hardware to provide a future-proof solution for customers developing wireless systems," said Tom Hill, Senior Marketing Manager, DSP Marketing, Xilinx, Inc.

Availability

Shipments for the Software-Defined Radio Kit will begin in July.



Go to the Avnet Electronics Marketing website to find additional information.

Read more about
Avnet Electronics Marketing
and
Analog Devices, Inc. (ADI)
on SOCcentral.com


Keywords: embedded system design, embedded systems, EDA, EDA tools, electronic design automation, development kits, software defined radio, SDR, Analog Devices, Inc. (ADI), Avnet Electronics Marketing
601/38710 6/18/2012 299 54


Designer's Mall
0.390625



Copyright 2002 - 2004 Tech Pro Communications, P.O. Box 1801, Merrimack, NH 03054
 Search site for:
    Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Exec Viewpoint

Yes, Virginia,
There Is a
Stitch-and-Ship


Dave Johnson
VP of Sales
Breker Verification

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
1  0.484375