Page loading . . .

  
 You are at: The item(s) you requested.Wednesday, June 19, 2013
SingMai Electronics Announces New Altera FPGA Video-Development Platform  
 Printer friendly
 E-Mail Item URL

June 21, 2012 -- SingMai Electronics has introduced a range of low-cost boards targeted at SD and HD video development. The main board is based on an Altera EP3C25 Cyclone III FPGA which offers sufficient resources to run all of the SingMai video IP cores, yet is also cost-effective enough to be used in consumer equipment. The DP5-A is also bundled with an unlimited use/time license for the SingMai PT13 compact microprocessor IP core for all Altera FPGAs.

The main board can accept up to three add-ons boards. Boards available include analog and digital interfaces, including NTSC/ PAL, YPbPr or RGB analogue component video at either SD or HD resolutions, HDMI/ DVI and SDI/ HD-SDI interfaces. Each board is also provided with Verilog example code and software drivers for the PT13.

Additional boards include a QVGA LCD display panel and interface, a CMOS image sensor interface for both SD and HD sensors and fast ADC and DAC cards for the acquisition and display of non-standard video.

A range of user interfaces for user control is also provided, including an 8x2-character backlit LCD display, a digital encoder, switches and an IR remote control sensor.

The development platform is also supported with the SingMai range of video IP cores including analog video decoders and encoders, 3D-video-noise reduction, video pattern generators and character overlays and a complete suite of image-processing functions for use with the CMOS image sensors.



Go to the SingMai Electronics website to find additional information.

Read more about
SingMai Electronics
on SOCcentral.com


Keywords: Altera FPGAs, field programmable gate arrays, FPGA design, EDA, EDA tools, electronic design automation, development boards, development platforms, video processing, SingMai Electronics,
601/38741 6/21/2012 258 48
Designer's Mall
4th Of July countdown banner
0.40625



Copyright 2002 - 2004 Tech Pro Communications, P.O. Box 1801, Merrimack, NH 03054
 Search site for:
    Search Options


Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Reducing Power
by Raising the
Level of Abstraction


David Pursley
Director,
Product Marketing
Forte Design Systems

Exec Viewpoint

The Many Faces
of Low-Power Verification


Ghislain Kaiser
CEO, Docea Power

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Odd Parity

Summertime and the Livin' Ain't Easy


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL?


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
1  0.484375